IP Library › Granted Patent US 12,400,877
Granted Patent B2
US 12,400,877 · App. 18/668,887 · Granted Aug 26, 2025

Semiconductor devices with flexible reinforcement structure

Inventors: Owen R. Fay (Meridian, ID); Chan H. Yoo (Boise, ID)
Assignee: Micron Technology, Inc.
H01L21/56H01L21/78H01L23/291H01L23/293H01L23/3114
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,400,877
App. No.
18/668,887
Granted
Aug 26, 2025
Kind
B2
Abstract

Methods for manufacturing semiconductor devices having a flexible reinforcement structure, and associated systems and devices, are disclosed herein. In one embodiment, a method of manufacturing a semiconductor device includes electrically coupling at least one semiconductor die to a redistribution structure on a first carrier. The semiconductor die can include a first surface facing the redistribution structure and a second surface spaced apart from the redistribution structure. The method also includes reducing a thickness of the semiconductor die to no more than 10 μm. The method further includes coupling a flexible reinforcement structure to the second surface of the at least one semiconductor die.

Claims (48)

1. A method of manufacturing a semiconductor device, the method comprising:

electrically coupling a semiconductor die to a redistribution structure on a first carrier, the semiconductor die including a first surface facing the redistribution structure and a second surface spaced apart from the redistribution structure;

reducing a thickness of the semiconductor die to no more than 10 μm;

coupling a flexible reinforcement structure to the second surface of the semiconductor die;

coupling the flexible reinforcement structure to a second carrier; and

separating the redistribution structure from the first carrier.

2. The method of claim 1 , further comprising:

separating the flexible reinforcement structure from the second carrier; and

electrically coupling the semiconductor die to a flexible circuit via an array of electrical connectors.

3. The method of claim 1 wherein the flexible reinforcement structure comprises a polymeric material, a resin, a laminate, or a film.

4. The method of claim 1 wherein the flexible reinforcement structure comprises a weave or a fiber, wherein the weave or the fiber are embedded in a matrix comprised of polymer or resin.

5. The method of claim 4 , wherein the weave or the fiber are comprised of carbon or glass.

6. The method of claim 1 , wherein the semiconductor die comprises a plurality of semiconductor dies, the method further comprising:

singulating the plurality of semiconductor dies into a plurality of individual semiconductor devices.

7. The method of claim 1 , wherein the first carrier and the redistribution structure are coupled by a release layer between the first carrier and the redistribution structure, the method further comprising:

separating the first carrier from the redistribution structure by dissolving the release layer or debonding the release layer from the redistribution structure.

8. The method of claim 1 , further comprising:

forming a mold material over the semiconductor die and the redistribution structure,

wherein reducing the thickness of the semiconductor die includes removing a portion of the mold material to expose the second surface of the semiconductor die.

9. A method of manufacturing a semiconductor device, the method comprising:

electrically coupling a first semiconductor die to a redistribution structure on a first carrier, the first semiconductor die including a first surface facing the redistribution structure and a second surface spaced apart from the redistribution structure;

reducing a thickness of the first semiconductor die to no more than 10 μm;

coupling a flexible reinforcement structure to the second surface of the first semiconductor die; and

coupling a second semiconductor die to the first surface of the first semiconductor die, wherein the second semiconductor die is positioned between the first semiconductor die and the redistribution structure.

10. The method of claim 9 , further comprising:

coupling the redistribution structure and the first semiconductor die to a flexible circuit.

11. The method of claim 9 wherein the flexible reinforcement structure comprises a weave or a fiber, wherein the weave or the fiber are embedded in a matrix comprised of polymer or resin.

12. The method of claim 9 , wherein the first semiconductor die comprises a plurality of semiconductor dies, the method further comprising:

singulating the plurality of semiconductor dies into a plurality of individual semiconductor devices.

13. The method of claim 9 , wherein the first carrier and the redistribution structure are coupled by a release layer between the first carrier and the redistribution structure, the method further comprising:

separating the first carrier from the redistribution structure by dissolving the release layer or debonding the release layer from the redistribution structure.

14. The method of claim 9 , further comprising:

forming a mold material over the first semiconductor die and the redistribution structure,

wherein reducing the thickness of the first semiconductor die includes removing a portion of the mold material to expose the second surface of the first semiconductor die.

15. A method of manufacturing a semiconductor device, the method comprising:

electrically coupling a semiconductor die to a redistribution structure on a first carrier, the semiconductor die including a first surface facing the redistribution structure and a second surface spaced apart from the redistribution structure;

reducing a thickness of the semiconductor die to no more than 10 μm;

coupling a first flexible reinforcement structure to the second surface of the semiconductor die; and

coupling a second flexible reinforcement structure to the first flexible reinforcement structure.

16. The method of claim 15 , wherein the first flexible reinforcement structure comprises a weave or a fiber, wherein the weave or the fiber are embedded in a matrix comprised of polymer or resin.

17. The method of claim 15 , wherein the semiconductor die comprises a plurality of semiconductor dies, the method further comprising:

singulating the plurality of semiconductor dies into a plurality of individual semiconductor devices.

18. The method of claim 15 , wherein the first carrier and the redistribution structure are coupled by a release layer between the first carrier and the redistribution structure, the method further comprising:

separating the first carrier from the redistribution structure by dissolving the release layer or debonding the release layer from the redistribution structure.

19. The method of claim 15 , further comprising:

forming a mold material over the semiconductor die and the redistribution structure,

wherein reducing the thickness of the semiconductor die includes removing a portion of the mold material to expose the second surface of the semiconductor die.

20. The method of claim 15 , wherein the first flexible reinforcement structure has a thickness of no more than 10 μm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2024
From: FAY, OWEN R.; YOO, CHAN H.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 067468/0880 →
Continuity (3)
Continuation 18106225 · Feb 6, 2023
Continuation 16896043 · Jun 8, 2020
Related Publication 20240304465A1 · Sep 12, 2024
References Cited (22)
US 6627998B1 · Caletka et al. · 2003 [cited by applicant]
US 6720270B1 · Chang · 2004 [cited by examiner]
US 8338929B2 · Chen et al. · 2012 [cited by applicant]
US 9530708B1 · Sharifi · 2016 [cited by examiner]
US 11574820B2 · Fay · 2023 [cited by examiner]
US 20100009497A1 · Dimmler · 2010 [cited by examiner]
US 20120074592A1 · Luan · 2012 [cited by examiner]
US 20130037936A1 · Choi et al. · 2013 [cited by applicant]
US 20130200528A1 · Lin et al. · 2013 [cited by applicant]
US 20150049443A1 · Meyer-Berg · 2015 [cited by applicant]
US 20160043018A1 · Sajedi · 2016 [cited by applicant]
US 20160358889A1 · Lai · 2016 [cited by examiner]
US 20170110416A1 · Miao et al. · 2017 [cited by applicant]
US 20180261446A1 · Du · 2018 [cited by examiner]
US 20200027852A1 · Chen et al. · 2020 [cited by applicant]
US 20210378101A1 · Souriau · 2021 [cited by examiner]
US 20210384043A1 · Fay et al. · 2021 [cited by applicant]
US 20230187224A1 · Fay et al. · 2023 [cited by applicant]
CN 102132403A · 2011 [cited by applicant]
WO 2020025889A1 · 2020 [cited by applicant]
CN Patent Application No. 202110630447.7—Chinese Office Action and Search Report, issued Aug. 14, 2024, with English Translation, 21 pages. [cited by applicant]
CNIPA notice of allowance and search report issued for Chinese application No. 202110630447.7, 4 pages. [cited by applicant]