IP Library › Granted Patent US 12,406,102
Granted Patent B2
US 12,406,102 · App. 18/225,630 · Granted Sep 2, 2025

Detection of data storage device removal

Inventors: Avichay Hodes (Kfar Ben Nun, IL); Karin Inbar (Ramat Hasharon, IL); Alexander Bazarsky (Holon, IL)
Assignee: Western Digital Technologies, Inc.
G06F21/85G06F21/72
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,406,102
App. No.
18/225,630
Granted
Sep 2, 2025
Kind
B2
Abstract

Detecting the removal of a data storage device from a storage system involves first determining that a shorter pin of an electrical connector of a storage device is disconnected from a mating electrical connector, such as by sensing a voltage drop on that pin, then determining at a later time that a longer pin of the connector is disconnected from the mating connector. Responsive to determining that the longer pin was disconnected after a predetermined period of time after the shorter pin, a conclusion may be made that the storage device has been removed from the system as opposed to being subject to a simple device power aberration. Thus, responsive data destruction action(s) may be taken to render the data stored on the device inaccessible to the attacker thereby protecting the device even after the device is removed from the storage system.

Claims (62)

1. A method for detecting removal of a data storage device from a system, the method comprising:

determining that an electrically conductive first pin of an electrical connector of a storage device is disconnected from a mating electrical connector by circuitry detecting a voltage drop corresponding to the first pin;

determining at a later time that an electrically conductive second pin of the electrical connector of the storage device is disconnected from the mating electrical connector by circuitry detecting a voltage drop corresponding to the second pin, wherein the second pin is longer than the first pin;

responsive to determining that the second pin was disconnected after a predetermined period of time after determining that the first pin was disconnected, determining that the storage device has been disconnected from the mating electrical connector; and

responsive to determining that the storage device has been disconnected, triggering a data destruction action corresponding to data stored on the storage device.

2. The method of claim 1 , further comprising:

responsive to determining that the storage device has been disconnected, the storage device performing a data destruction action corresponding to data stored on the storage device.

3. The method of claim 2 , wherein performing a data destruction action includes performing a data destruction action responsive to determining that a host enabled the data destruction on the storage device.

4. The method of claim 2 , wherein the storage device performing the data destruction action includes the storage device erasing from memory a cryptographic key corresponding to the data.

5. The method of claim 2 , wherein the storage device performing the data destruction action includes the storage device storing in memory an indication that the storage device has been disconnected, the method further comprising:

responsive to reading the indication upon power being restored to the storage device, the storage device formatting itself.

6. The method of claim 1 , further comprising:

responsive to determining that the first pin was disconnected, determining that the second pin is still connected to the mating electrical connector; and

starting a timer corresponding to the predetermined period of time.

7. The method of claim 1 , further comprising:

prior to triggering the data destruction action,

determining acceleration of the storage device, and

responsive to determining acceleration of the storage device, determining verification that the storage device has been disconnected; and

responsive to determining verification that the storage device has been disconnected, triggering the data destruction action corresponding to data stored on the storage device.

8. The method of claim 7 , wherein determining acceleration includes determining acceleration responsive to determining that the second pin is disconnected.

9. An electronic controller for a data storage device (DSD), the controller comprising:

means for executing machine-executable instructions; and

means for storing one or more sequences of machine-executable instructions which, when executed by the means for executing, cause performance of:

determining that a conductive first pin of an electrical connector of the DSD is disconnected from a mating electrical connector by circuitry detecting a voltage drop corresponding to the first pin;

determining at a later time that a conductive second pin of the electrical connector of the DSD is disconnected from the mating electrical connector by circuitry detecting a voltage drop corresponding to the second pin, wherein the second pin is longer than the first pin;

responsive to determining that the second pin was disconnected after a predetermined period of time after determining that the first pin was disconnected, determining that the DSD has been disconnected from the mating electrical connector; and

responsive to determining that the DSD has been disconnected, triggering a data destruction action corresponding to data stored on the DSD.

10. The electronic controller of claim 9 , wherein the one or more sequences of machine-executable instructions, when executed by the means for executing, cause further performance of:

responsive to determining that the DSD has been disconnected, performing a data destruction action corresponding to data stored on the DSD.

11. The electronic controller of claim 10 , wherein performing a data destruction action includes performing a data destruction action responsive to determining that a host enabled the data destruction on the DSD.

12. The electronic controller of claim 10 , wherein performing the data destruction action includes erasing from memory a cryptographic key corresponding to the data.

13. The electronic controller of claim 10 , wherein performing the data destruction action includes storing in memory an indication that the DSD has been disconnected, wherein the one or more sequences of machine-executable instructions, when executed by the means for executing, cause further performance of:

responsive to reading the indication upon power being restored to the DSD, formatting the DSD.

14. The electronic controller of claim 10 , wherein:

the DSD is a solid-state drive (SSD); and

performing the data destruction action includes using power from an internal capacitor to perform the data destruction action.

15. The electronic controller of claim 9 , wherein the one or more sequences of machine-executable instructions, when executed by the means for executing, cause further performance of:

responsive to determining that the first pin was disconnected, determining that the second pin is still connected to the mating electrical connector; and

starting a timer corresponding to the predetermined period of time.

16. The electronic controller of claim 9 , wherein the one or more sequences of machine-executable instructions, when executed by the means for executing, cause further performance of:

prior to triggering the data destruction action,

detecting an acceleration of the DSD using an internal acceleration meter, and

confirming that the DSD has been disconnected based on determining the acceleration of the DSD; and

responsive to confirming that the DSD has been disconnected, triggering the data destruction action corresponding to data stored on the DSD.

17. A data storage device (DSD) comprising:

non-volatile memory; and

an electronic controller comprising:

one or more processors configured for executing machine-executable instructions, and

one or more memory configured for storing one or more sequences of machine-executable instructions which, when executed by the one or more processors, individually or in combination, cause performance of:

determining that a conductive first pin of an electrical connector of the DSD is disconnected from a mating electrical connector by detecting a voltage drop corresponding to the first pin;

determining at a later time that a conductive second pin of the electrical connector of the DSD is disconnected from the mating electrical connector by detecting a voltage drop corresponding to the second pin, wherein the second pin is longer than the first pin;

responsive to determining that the second pin was disconnected after a predetermined period of time after determining that the first pin was disconnected, determining that the DSD has been disconnected from the mating electrical connector; and

responsive to determining that the DSD has been disconnected, triggering a data destruction action corresponding to data stored on the DSD.

18. The data storage device of claim 17 , wherein the one or more sequences of machine-executable instructions, when executed by the one or more processors, individually or in combination, cause further performance of:

responsive to determining that the DSD has been disconnected, the DSD performing a data destruction action corresponding to data stored on the DSD.

19. The data storage device of claim 18 , wherein performing the data destruction action includes storing in memory an indication that the DSD has been disconnected, and wherein the one or more sequences of machine-executable instructions, when executed by the one or more processors, individually or in combination, cause further performance of:

responsive to reading the indication upon power being restored to the DSD, formatting the DSD.

20. The data storage device of claim 17 , wherein the one or more sequences of machine-executable instructions, when executed by the one or more processors, individually or in combination, cause further performance of:

prior to triggering the data destruction action,

determining acceleration of the DSD, and

responsive to determining acceleration of the DSD, determining verification that the DSD has been disconnected; and

responsive to determining verification that the DSD has been disconnected, triggering the data destruction action corresponding to data stored on the DSD.

Assignments (3)
PATENT COLLATERAL AGREEMENT- A&R Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065656/0649 →
PATENT COLLATERAL AGREEMENT - DDTL Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065657/0158 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2023
From: HODES, AVICHAY; INBAR, KARIN; BAZARSKY, ALEXANDER
To: WESTERN DIGITAL TECHNOLOGIES, INC
Reel/Frame 064364/0345 →
Continuity (2)
Provisional Application 63460497 · Apr 19, 2023
Related Publication 20240354451A1 · Oct 24, 2024
References Cited (29)
US 5754797A · Takahashi · 1998 [cited by applicant]
US 6321277B1 · Andresen · 2001 [cited by examiner]
US 8812860B1 · Bray · 2014 [cited by examiner]
US 9928386B1 · Gardner · 2018 [cited by examiner]
US 10055596B1 · Czamara · 2018 [cited by examiner]
US 10063011B2 · Wanner · 2018 [cited by examiner]
US 10733328B1 · Perkins et al. · 2020 [cited by applicant]
US 11175834B2 · Kao · 2021 [cited by examiner]
US 20040162923A1 · Benson · 2004 [cited by examiner]
US 20050048816A1 · Higgins · 2005 [cited by examiner]
US 20060117393A1 · Merry, Jr. · 2006 [cited by examiner]
US 20060146504A1 · Belson et al. · 2006 [cited by applicant]
US 20110113174A1 · Fang · 2011 [cited by examiner]
US 20120254637A1 · Yasaki · 2012 [cited by examiner]
US 20130174264A1 · Chan · 2013 [cited by examiner]
US 20130286522A1 · Mullins · 2013 [cited by examiner]
US 20140218045A1 · Shoykhet · 2014 [cited by examiner]
US 20140223037A1 · Minoo · 2014 [cited by examiner]
US 20160116521A1 · Flay · 2016 [cited by examiner]
US 20180121354A1 · Ishiyama · 2018 [cited by examiner]
US 20180341773A1 · Khatri et al. · 2018 [cited by applicant]
US 20210216627A1 · Grunwald et al. · 2021 [cited by applicant]
US 20230091450A1 · Ramesh · 2023 [cited by examiner]
CN 103646669A · 2014 [cited by applicant]
CN 111832057A · 2020 [cited by applicant]
KR 20190079002A · 2019 [cited by applicant]
WO WO2017119698A1 · 2017 [cited by applicant]
Sukhomlinov, Vadim et al., Mitigating Malicious Firmware by Detecting the Removal of a Storage Device, Technical Disclosure Commons, Defensive Publication Series, Aug. 2, 2019, pp. 1-10, Technical Disclosure Commons, do… [cited by applicant]
Korean Intellectual Property Office (ISA/KR), PCT International Search Report and Written Opinion for counterpart International application No. PCT/US2023/084700, Apr. 24, 2024, 7 pages. [cited by applicant]