IP Library › Granted Patent US 12,414,066
Granted Patent B2
US 12,414,066 · App. 17/873,631 · Granted Sep 9, 2025

Electronic device for performing medium synchronization of a link and method for the same

Inventor: Junsu Choi (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H04W56/0045H04W56/001
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,414,066
App. No.
17/873,631
Granted
Sep 9, 2025
Kind
B2
Abstract

In an electronic device and an operation method thereof according to various embodiments, the electronic device may include: at least one antenna; a communication circuit electrically connected to the antenna and configured to transmit and receive data through a first link and/or a second link established between an external electronic device and the electronic device; and a processor operably connected to the communication circuit, wherein the processor may be configured to: receive, in a state of transmitting data to the external electronic device through the first link, medium synchronization information of the second link through the first link; and perform synchronization of the second link based on the medium synchronization information.

Claims (40)

1. An electronic device comprising:

at least one antenna;

a communication circuit electrically connected to the at least one antenna; and

a processor operably connected to the communication circuit, wherein the at least one processor is configured, individually or collectively, to:

establish via the communication circuit a multi-link operation in which data is transmitted and/or received through plural data links between the electronic device and an external electronic device, the plural data links including a first link and a second link for transmitting and receiving data between the electronic device and the external electronic device; and

in an operation mode of the electronic device, during the multi-link operation, in which data reception through the second link is not allowed while data is transmitted through the first link:

receive, in a state of transmitting data to the external electronic device through the first link, medium synchronization information of the second link through the first link, wherein the medium synchronization information includes timer information about a timer for medium synchronization of the second link, wherein the timer information includes first information for changing a remaining time of the timer; and

perform synchronization of the second link based on the medium synchronization information.

2. The electronic device of claim 1 , wherein the at least one processor is configured, individually or collectively, to control the communication circuit to transmit information about the operation mode to the external electronic device.

3. The electronic device of claim 1 , wherein the at least one processor is configured, individually or collectively, to perform medium synchronization of the second link by changing a remaining time of the timer or setting a restart time of the timer, based on the timer information.

4. The electronic device of claim 1 , wherein the timer information further includes second information for determining a restart time of the timer.

5. The electronic device of claim 4 , wherein the first information includes a period during which the second link is in an idle state between a time point when data is transmitted to the external electronic device through the first link and a time point when the medium synchronization information is transmitted to the electronic device.

6. The electronic device of claim 5 , wherein the at least one processor is configured, individually or collectively, to perform medium synchronization of the second link by subtracting the period from the remaining time of the timer.

7. The electronic device of claim 4 , wherein the at least one processor is configured, individually or collectively, to determine the restart time of the timer based on the second information.

8. A method of operating an electronic device, the method comprising:

establishing a multi-link operation in which data is transmitted and/or received through plural data links between the electronic device and an external electronic device, the plural data links including a first link and a second link for transmitting and receiving data between the electronic device and the external electronic device; and

in an operation mode of the electronic device, during the multi-link operation, in which data reception through the second link is not allowed while data is transmitted through the first link:

receiving, in a state of transmitting data through a first link established between an external electronic device and the electronic device, medium synchronization information of a second link through the first link, wherein the medium synchronization information includes timer information about a timer for medium synchronization of the second link, wherein the timer information includes first information for changing a remaining time of the timer; and

performing synchronization of the second link based on the medium synchronization information.

9. The method of claim 8 , wherein the timer information further includes second information for determining a restart time of the timer.

10. The method of claim 9 , wherein:

the first information includes a period during which the second link is in an idle state between a time point when data is transmitted to the external electronic device through the first link and a time point when the medium synchronization information is transmitted to the electronic device; and

the method comprises performing medium synchronization of the second link by subtracting the period from the remaining time of the timer.

11. The method of claim 9 , comprising determining the restart time of the timer based on the second information.

12. An electronic device comprising:

at least one antenna;

a communication circuit electrically connected to the at least one antenna; and

at least one processor operably connected to the communication circuit, wherein the at least one processor is configured, individually or collectively, to:

establish via the communication circuit a multi-link operation in which data is transmitted and/or received through plural data links between the electronic device and an external electronic device, the plural data links including a first link and a second link; and

in an operation mode of the external electronic device, during the multi-link operation, in which data reception through the second link is not allowed while data is transmitted through the first link:

generate, in a state of receiving data from the external electronic device through the first link, medium synchronization information of the second link, wherein the medium synchronization information includes timer information about a timer for medium synchronization of the second link, wherein the timer information includes first information for changing a remaining time of the timer; and

control, upon completion of receiving of the data, the communication circuit to transmit the medium synchronization information of the second link to the external electronic device through the first link.

13. The electronic device of claim 12 , wherein the at least one processor is configured, individually or collectively, to:

receive information indicating that the external electronic device operates in the operation mode in which data reception through the second link is not allowed while data is transmitted through the first link; and

transmit, in response to receiving the information, the medium synchronization information of the second link through the first link.

14. The electronic device of claim 12 , wherein the timer information further includes second information for determining a restart time of the timer.

15. The electronic device of claim 14 , wherein the at least one processor is configured, individually or collectively, to:

identify a period during which the second link is in an idle state between a time point when data is transmitted to the external electronic device through the first link and a time point when the medium synchronization information is transmitted to the electronic device; and

generate the first information based on the identified period.

16. The electronic device of claim 14 , wherein the at least one processor is configured, individually or collectively, to generate information for determining the restart time of the timer based on a length of a frame transmitted through the second link to another external electronic device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2022
From: CHOI, JUNSU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 060625/0905 →
Priority Claims (1)
KR 10-2021-0094120 · Jul 19, 2021 · national
Continuity (2)
Continuation PCTKR2022008051 · Jun 8, 2022
Related Publication 20230017108A1 · Jan 19, 2023
References Cited (21)
US 8964567B2 · Glozman et al. · 2015 [cited by applicant]
US 11357025B2 · Naribole et al. · 2022 [cited by applicant]
US 20210007168A1 · Asterjadhi et al. · 2021 [cited by applicant]
US 20210014811A1 · Seok et al. · 2021 [cited by applicant]
US 20210160941A1 · Patil et al. · 2021 [cited by applicant]
US 20210195540A1 · Fischer · 2021 [cited by applicant]
US 20210266965A1 · Ho · 2021 [cited by examiner]
US 20220167444A1 · Jang · 2022 [cited by examiner]
US 20220322473A1 · Hwang et al. · 2022 [cited by applicant]
US 20230059797A1 · Hong · 2023 [cited by applicant]
US 20230224996A1 · Kim · 2023 [cited by examiner]
US 20240064561A1 · Dong · 2024 [cited by examiner]
KR 101934200 · 2019 [cited by applicant]
KR 1020210007897 · 2021 [cited by applicant]
KR 1020210031386 · 2021 [cited by applicant]
WO 2021002618 · 2021 [cited by applicant]
WO 2021138910 · 2021 [cited by applicant]
Search Report and Written opinion dated 2022-09-05 in counterpart International Patent Application No. PCT/ KR2022/008051. [cited by applicant]
Huang, Guogang et al., “Discussion on Multi-link Setup,”, IEEE 802.11-20/1534r0, 2020-09-02, 20 pages. [cited by applicant]
Rison, Mark, “Review of P802.11be/D0.3 for CC34,” IEEE 802.11-21/0218r0, 2021-02-03, 48 pages. [cited by applicant]
1 Extended Search Report dated 2024-10-29 in European Patent Application No. 22846039.0. [cited by applicant]