IP Library Granted Patent US 12,418,290
Granted Patent B2
US 12,418,290 · App. 18/354,469 · Granted Sep 16, 2025

Programmable and reprogrammable quantum circuit

Inventors: Elbert Emin Huang (Mountain View, CA); Charles Thomas Rettner (San Jose, CA); Michael Justin Beckley (San Jose, CA); Russell A. Budd (North Salem, NY); Vivekananda P. Adiga (Ossining, NY); David C. Mckay (Ossining, NY); Sarah Elizabeth Sheldon (Tarrytown, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H03K17/92G06N10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,418,290
App. No.
18/354,469
Granted
Sep 16, 2025
Kind
B2
Abstract

Devices and/or computer-implemented methods to facilitate a programmable and/or reprogrammable quantum circuit are provided. According to an embodiment, a device can comprise a superconducting coupler device having a superconducting fuse device that is used to alter the coupling of a first quantum computing element and a second quantum computing element.

Claims (29)

1. A device, comprising:

a superconducting coupler device having a superconducting antifuse device that is used to alter coupling of a first quantum computing element and a second quantum computing element to enable removal of one or more problematic qubits from a quantum circuit and facilitate a programmable or reprogrammable qubit circuit.

2. The device of claim 1 , wherein the superconducting antifuse device generates an electrically conductive path along the superconducting coupler device based on exposure of the superconducting antifuse device to a laser output, and wherein the superconducting antifuse device couples the first quantum computing element and the second quantum computing element based on generation of the electrically conductive path to improve at least one of: performance, accuracy, fidelity, or efficiency of a quantum computing device comprising the device.

3. The device of claim 1 , further comprising:

a second superconducting coupler device having a second superconducting antifuse device that couples the first quantum computing element and a third quantum computing element based on exposure of the second superconducting antifuse device to a laser output.

4. The device of claim 1 , further comprising a second superconducting coupler device having:

a superconducting fuse device that decouples the first quantum computing element and a third quantum computing element based on exposure of the superconducting fuse device to a laser output; and

a second superconducting antifuse device that connects the second superconducting coupler device to a ground based on exposure of the second superconducting antifuse device to a second laser output.

5. The device of claim 1 , wherein the superconducting coupler device is selected from a group consisting of a quantum resonator, a bus, a transmission line, an electrode, or a lead.

6. The device of claim 1 , wherein at least one of the first quantum computing element or the second quantum computing element is selected from a group consisting of a qubit, a qubit device, a quantum computing device, a readout device, a second quantum resonator, a waveguide, a Josephson junction, a ground, a capacitor, or a shunt capacitor.

7. A method, comprising:

employing a superconducting antifuse device to alter coupling of a first quantum computing element and a second quantum computing element of a superconducting coupler device; and further employing a superconducting fuse device to decouple the first quantum computing element and a third quantum computing element based on exposure of the superconducting fuse device to a laser output; and

employing a second superconducting antifuse device to connect a second superconducting coupler device to a ground based on exposure of the second superconducting antifuse device to a second laser output.

8. The method of claim 7 , further comprising exposing the superconducting antifuse device to a laser output to generate an electrically conductive path along the superconducting coupler device, wherein the superconducting antifuse device couples the first quantum computing element and the second quantum computing element to improve at least one of: performance, accuracy, fidelity, or efficiency of a quantum computing device comprising the superconducting coupler device.

9. The method of claim 7 , further comprising:

employing a laser output on a second superconducting antifuse device to couple the first quantum computing element and a third quantum computing element.

10. The method of claim 7 , further comprising selecting the superconducting coupler device from a group consisting of: a quantum resonator, a bus, a transmission line, an electrode, or a lead.

11. The method of claim 7 , further comprising selecting at least one of the first quantum computing element or the second quantum computing element from a group consisting of a qubit, a qubit device, a quantum computing device, a readout device, a second quantum resonator, a waveguide, a Josephson junction, a ground, a capacitor, or a shunt capacitor.

12. A device, comprising:

a superconducting antifuse device that based on exposure to a laser alters coupling of a first quantum computing element and a second quantum computing element of a superconducting coupler device, wherein the superconducting antifuse device generates an electrically conductive path along the superconducting coupler device; and further comprising a second superconducting coupler device having:

a superconducting fuse device that decouples the first quantum computing element and a third quantum computing element based on exposure of the superconducting fuse device to the laser; and

a second superconducting antifuse device that connects the second superconducting coupler device to a ground based on exposure of the second superconducting antifuse device to the laser.

13. The device of claim 12 , further comprising:

a second superconducting coupler device having a second superconducting antifuse device that couples the first quantum computing element and a third quantum computing element based on exposure of the second superconducting anti fuse device to the laser.

14. The device of claim 12 , wherein the superconducting coupler device is a quantum resonator.

15. The device of claim 12 , wherein the superconducting coupler device is selected from the group consisting of: a quantum resonator, a bus, a transmission line, an electrode, or a lead.

16. The device of claim 12 , wherein at least one of the first quantum computing element or the second quantum computing element is selected from a group consisting of a qubit, a qubit device, a quantum computing device, a readout device, a second quantum resonator, a waveguide, a Josephson junction, a ground, a capacitor, or a shunt capacitor.

17. The device of claim 12 , wherein at least one of the first quantum computing element or the second quantum computing element is a qubit device.

18. The device of claim 12 , wherein at least one of the first quantum computing element or the second quantum computing element is a quantum resonator.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2023
From: HUANG, ELBERT EMIN; RETTNER, CHARLES THOMAS; BECKLEY, MICHAEL JUSTIN; BUDD, RUSSELL A.; ADIGA, VIVEKANANDA P.; MCKAY, DAVID C.; SHELDON, SARAH ELIZABETH
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 064314/0700 →
Continuity (2)
Division 17133996 · Dec 24, 2020
Related Publication 20240372548A1 · Nov 7, 2024
References Cited (33)
US 5233244A · Suzuki · 1993 [cited by applicant]
US 5811869A · Seyyedy · 1998 [cited by examiner]
US 7869221B2 · Knight et al. · 2011 [cited by applicant]
US 8837544B2 · Santori et al. · 2014 [cited by applicant]
US 10380496B2 · Elsherbini et al. · 2019 [cited by applicant]
US 10381541B2 · Das et al. · 2019 [cited by applicant]
US 20070081406A1 · Boerstler et al. · 2007 [cited by applicant]
US 20090134909A1 · Madurawe · 2009 [cited by examiner]
US 20130009571A1 · Antaya · 2013 [cited by applicant]
US 20150279479A1 · Li et al. · 2015 [cited by applicant]
US 20190109273A1 · Abraham et al. · 2019 [cited by applicant]
US 20200177399A1 · Speed et al. · 2020 [cited by applicant]
US 20230029063A1 · Prez et al. · 2023 [cited by applicant]
CN 101283412A · 2008 [cited by applicant]
CN 103766006A · 2014 [cited by applicant]
CN 106133839A · 2016 [cited by applicant]
EP 0506345A2 · 1992 [cited by applicant]
ES 2752086A1 · 2020 [cited by applicant]
WO 2012170345A1 · 2012 [cited by applicant]
International Search Report and Written Opinion received for PCT Application Serial No. PCT/EP2021/087189 dated Apr. 14, 2022, 15 pages. [cited by applicant]
Rincon et al., “Reconfigurable Hardware Systems”, 1998 International Semiconductor Conference, CAS'98 Proceedings, vol. 1, Oct. 6, 1998, doi: 10.1109/SMICND.1998.732274, pp. 45-54. [cited by applicant]
Devoret et al., “Implementing Qubits with Superconducting Integrated Circuits”, Quantum Information Processing, vol. 3, Oct. 1, 2004, pp. 163-203. [cited by applicant]
Kaminsky et al., “Scalable Superconducting Architecture for Adiabatic Quantum Computation”, arXiv:quant-ph/0403090v2, Mar. 12, 2004, 4 pages. [cited by applicant]
Non- Final Office Action received for U.S. Appl. No. 17/133,996, dated Jun. 6, 2022, 23 pages. [cited by applicant]
Final Office Action received for U.S. Appl. No. 17/133,996, dated Oct. 14, 2022, 16 pages. [cited by applicant]
Notice of Allowance received for U.S. Appl. No. 17/133,996, dated Apr. 10, 2023, 18 pages. [cited by applicant]
U.S. Appl. No. 17/097,430, filed Nov. 13, 2020. [cited by applicant]
U.S. Appl. No. 17/097,482, filed Nov. 13, 2020. [cited by applicant]
List of IBM Patents or Applications Treated as Related. [cited by applicant]
Examination Report No. 1 for Standard Patent Application for Australian Application Serial No. 2021405604 dated Sep. 5, 2023. [cited by applicant]
Response to the communication pursuant to R 161 (1) and R 162 EPC received for European Patent Application Serial No. 21844289.5 dated Jan. 10, 2024, 5 pages. [cited by applicant]
Japanese Patent Office “Notice of Reasons for Refusal” Janapese Patent Application No. 2023-534224, May 18, 2025, 3 pages. [cited by applicant]
Chinese Office Action in Chinese Application No. 202180086639.4 dated Jul. 17, 2025, with translation, 16 pages. [cited by applicant]