IP Library › Granted Patent US 12,419,052
Granted Patent B2
US 12,419,052 · App. 18/614,945 · Granted Sep 16, 2025

Semiconductor device and manufacturing method of a semiconductor device

Inventor: In Su Park (Icheon-si, KR)
Assignee: SK hynix Inc.
H10B43/27H10B41/27H10B63/845H10D62/292H10D62/83H10D64/252H10D64/62H01L21/02236H01L21/02532H01L21/02636H01L21/31144H01L21/32139H10D64/035H10D64/037
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,419,052
App. No.
18/614,945
Granted
Sep 16, 2025
Kind
B2
Abstract

A semiconductor device includes a stack structure, a channel layer passing through the stack structure, a memory layer enclosing the channel layer and including first and second openings which expose the channel layer, a well plate coupled to the channel layer through the first opening, and a source plate coupled to the channel layer through the second opening.

Claims (11)

1. A semiconductor device, comprising:

a first well region;

a second well region over the first well region;

a source region over the second well region;

a stack structure over the source region;

a slit insulting structure separating the stack structure, the source region and the second well region into a first region and a second region; and

a source connection structure passing through the stack structure in the second region, wherein the source connection structure is physically contacted with the source region.

2. The semiconductor device of claim 1 , further comprising a well connection structure passing through the stack structure, the source region and the second well region in the first region, wherein the well connection structure is coupled to the first well region.

3. The semiconductor device of claim 1 , further comprising a channel layer passing through the stack structure, the source region and the second well region.

4. The semiconductor device of claim 3 , wherein the channel layer is coupled to the source region and the second well region.

5. The semiconductor device of claim 1 , further comprising an insulating pattern insulating the source connection structure from the second well region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2024
From: PARK, IN SU
To: SK HYNIX INC.
Reel/Frame 066883/0566 →
Priority Claims (1)
KR 10-2018-0093830 · Aug 10, 2018 · national
Continuity (4)
Division 17947862 · Sep 19, 2022
Continuation 17091180 · Nov 6, 2020
Continuation 16359568 · Mar 20, 2019
Related Publication 20240276724A1 · Aug 15, 2024
References Cited (13)
US 9406694B1 · Ikeno et al. · 2016 [cited by applicant]
US 9748267B2 · Zhang et al. · 2017 [cited by applicant]
US 9824966B1 · Kanakamedala et al. · 2017 [cited by applicant]
US 10868035B2 · Park · 2020 [cited by examiner]
US 11469247B2 · Park · 2022 [cited by applicant]
US 20170084624A1 · Lee et al. · 2017 [cited by applicant]
CN 102760738A · 2012 [cited by applicant]
CN 106558591A · 2017 [cited by applicant]
CN 109003955A · 2018 [cited by applicant]
KR 1020120029194A · 2012 [cited by applicant]
KR 1020160049619A · 2016 [cited by applicant]
KR 1020170036877A · 2017 [cited by applicant]
KR 1020180133742A · 2018 [cited by applicant]