IP Library › Granted Patent US 12,430,263
Granted Patent B2
US 12,430,263 · App. 18/187,092 · Granted Sep 30, 2025

Translation lookaside buffer to implement adapative page size

Inventors: Zhaojuan Bian (Shanghai, CN); Kebing Wang (Shanghai, CN)
Assignee: INTEL CORPORATION
G06F12/1045G06F12/0246G06F12/0653G06F12/0871G06F12/0882G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,430,263
App. No.
18/187,092
Granted
Sep 30, 2025
Kind
B2
Abstract

Embodiments described herein provide an apparatus comprising a processor to reserve a block of physical memory communicatively coupled to a processor, allocate a first portion of the block of physical memory for use with one or more processes executing on the processor, the first portion configured as a single memory page having a first page size, and in response to a determination that an amount of physical memory required by the one or more processes executing on the processor exceeds a first threshold allocate additional memory to the first portion of the block of physical memory, and increase the single memory page from a first page size to a second page size. Other embodiments may be described and claimed.

Claims (25)

1. A method comprising:

receiving, by a processor of a computing device, a request to access a physical memory communicatively coupled to the processor, the request comprising a virtual page number and identifying data; and

translating the virtual page number to a physical address in the physical memory based on the identifying data from the request, wherein the physical memory includes one or more indicator fields having an extensible size indicator field or an actual size indicator field, wherein the extensible size indicator field represents an amount of the physical memory reserved for a page in the physical memory.

2. The method of claim 1 , further comprising performing a read operation or a write operation on the physical address in the physical memory, and wherein the actual size indicator field represents an amount of the physical memory occupied by the page in the physical memory.

3. The method of claim 1 , further comprising:

configuring a lookup table such that virtual memory addresses are mapped to physical memory addresses associated with the physical memory; and

storing the lookup table, wherein the identifying data includes one or more fields having an offset field, a medium field, or a virtual page number field to hold the virial page number.

4. The method of claim 1 , wherein the processor is coupled to a memory, the processor comprising one or more of a graphics processor or an application processor.

5. An apparatus comprising:

processor circuitry coupled to a memory, the processor circuitry to:

receive a request to access a physical memory communicatively coupled to the processor circuitry, the request comprising a virtual page number and identifying data; and

translate the virtual page number to a physical address in the physical memory based on the identifying data from the request, wherein the physical memory includes one or more indicator fields having an extensible size indicator field or an actual size indicator field, wherein the extensible size indicator field represents an amount of the physical memory reserved for a page in the physical memory.

6. The apparatus of claim 5 , wherein the processor circuitry is further to performing a read operation or a write operation on the physical address in the physical memory, and wherein the actual size indicator field represents an amount of the physical memory occupied by the page in the physical memory.

7. The apparatus of claim 5 , wherein the processor circuitry is further to:

configure a lookup table such that virtual memory addresses are mapped to physical memory addresses associated with the physical memory; and

store the lookup table, wherein the identifying data includes one or more fields having an offset field, a medium field, or a virtual page number field to hold the virial page number.

8. The apparatus of claim 5 , wherein the processor circuitry comprises one or more of graphics processor circuitry or application processor circuitry.

9. At least one non-transitory computer-readable medium having stored thereon instructions which, when executed, cause a computing device to perform operations comprising:

receiving a request to access a physical memory communicatively coupled to one or more processors of the computing device, the request comprising a virtual page number and identifying data; and

translating the virtual page number to a physical address in the physical memory based on the identifying data from the request, wherein the physical memory includes one or more indicator fields having an extensible size indicator field or an actual size indicator field, wherein the extensible size indicator field represents an amount of the physical memory reserved for a page in the physical memory.

10. The non-transitory computer-readable medium of claim 9 , wherein the operations further comprise performing a read operation or a write operation on the physical address in the physical memory, and wherein the actual size indicator field represents an amount of the physical memory occupied by the page in the physical memory.

11. The non-transitory computer-readable medium of claim 9 , wherein the operations further comprise:

configure a lookup table such that virtual memory addresses are mapped to physical memory addresses associated with the physical memory; and

store the lookup table, wherein the identifying data includes one or more fields having an offset field, a medium field, or a virtual page number field to hold the virial page number.

12. The non-transitory computer-readable medium of claim 9 , wherein the computing device comprises one or more processors having one or more graphics processors or one or more application processors.

Continuity (2)
Continuation 16973998
Related Publication 20230281134A1 · Sep 7, 2023
References Cited (17)
US 5946716A · Karp · 1999 [cited by applicant]
US 6715057B1 · Kessler et al. · 2004 [cited by applicant]
US 8135885B1 · Wong · 2012 [cited by examiner]
US 9934152B1 · Bryant · 2018 [cited by examiner]
US 20060149915A1 · Maly · 2006 [cited by applicant]
US 20110276778A1 · Dooley · 2011 [cited by examiner]
US 20120060012A1 · Olszewski et al. · 2012 [cited by applicant]
US 20160149915A1 · Mizikovsky et al. · 2016 [cited by applicant]
US 20170075814A1 · van Reil · 2017 [cited by applicant]
US 20180088868A1 · Miller, Jr. et al. · 2018 [cited by applicant]
US 20180101483A1 · Catthoor · 2018 [cited by applicant]
US 20180232316A1 · Mirza · 2018 [cited by examiner]
CN 112384900A · 2021 [cited by applicant]
EP 3857387A1 · 2021 [cited by applicant]
WO 2020061992A1 · 2020 [cited by applicant]
Extended European Search Report for EP Application No. 18934784.2 Mailed Apr. 19, 2022, 15 pages. [cited by applicant]
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for PCT Application PCT/CN/2018/108215, mailed Jun. 28, 2019, 10 pages. [cited by applicant]