IP Library Granted Patent US 12,430,267
Granted Patent B2
US 12,430,267 · App. 18/149,782 · Granted Sep 30, 2025

System, device and/or method for servicing redirected memory access requests using direct memory access scatter and/or gather operations

Inventor: Suresh Govindachar (Milpitas, CA)
Assignee: MERCEDES-BENZ GROUP AG
G06F13/28
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,430,267
App. No.
18/149,782
Granted
Sep 30, 2025
Kind
B2
Abstract

Example methods, apparatuses, and/or articles of manufacture are disclosed that may be implemented, in whole or in part, in connection with processing signal streams. In one application, a direct memory access (DMA) controller may execute a gather operation based, at least in part, on one or more redirected write requests, to obtain one or more data items from a memory; transform the obtained data items to one or more addresses in the memory; and execute a scatter operation based on the one or more addresses.

Claims (38)

1. A system comprising:

a memory, the memory comprising one or more memory devices; and

a direct memory access (DMA) controller coupled to the memory by a bus, the DMA controller configured to:

receive one or more redirected write requests;

execute a gather operation based, at least in part, on the received one or more redirected write requests, to obtain one or more words from the memory;

transform the one or more words obtained from execution of the gather operation to one or more addresses in the memory; and

execute a scatter operation to write data items to the one or more addresses in the memory.

2. The system of claim 1 , wherein the memory is a first memory, wherein the system further comprises a second memory operable/serving as a buffer, wherein the buffer is configured to store values and/or states retrieved from the first memory, and wherein the DMA controller is further configured to parse the values and/or states in the buffer, to determine at least one address of the one or more addresses in the memory.

3. The system of claim 2 , wherein the DMA controller is further configured to apply one or more arithmetic operations to at least one of the parsed values and/or states to determine the at least one address.

4. The system of claim 1 , wherein the DMA controller is further configured to interpret the one or more redirected write requests as a request for the gather operation.

5. The system of claim 1 , wherein the DMA controller is further configured to form a request for the scatter operation based, at least in part, on the one or more addresses in the memory.

6. The system of claim 1 , further comprising an initiator configured to initiate the one or more redirected write requests, wherein the DMA controller is configured to execute the gather operation responsive to a signal from the initiator.

7. The system of claim 6 , wherein the initiator of the one or more redirected write requests comprises a local memory or one or more registers of a compute node that is configured to receive sensor measurements and/or observations as data items in a signal stream.

8. A method executed by a direct memory access (DMA) controller, comprising:

executing a first gather operation based, at least in part, on one or more redirected read requests;

transforming one or more words obtained from execution of the first gather operation to one or more addresses; and

executing a second gather operation to forward data items located at the one or more addresses to a destination determined based, at least in part, on the one or more redirected read requests.

9. The method of claim 8 , wherein transforming the one or more words obtained from execution of the first gather operation to the one or more addresses further comprises parsing values and/or states in a buffer to determine a memory address.

10. The method of claim 9 , further comprising applying one or more arithmetic operations to the parsed values and/or states to determine the memory address.

11. The method of claim 8 , further comprising interpreting the one or more redirected read requests as a first request for the first gather operation.

12. The method of claim 11 , further comprising forming a second request for the second gather operation based, at least in part, on the one or more addresses.

13. The method of claim 8 , further comprising executing the first gather operation in response to a signal from an initiator of the one or more redirected read requests.

14. The method of claim 13 , wherein the initiator of the one or more redirected read requests comprises a process executed by an ALU to execute one or more sensor fusion operations.

15. A system comprising:

a memory, the memory comprising one or more memory devices; and

a direct memory access (DMA) controller coupled to the memory by a bus, the DMA controller configured to:

receive one or more redirected read requests;

execute a first gather operation based, at least in part, on the received one or more redirected read requests, to obtain one or more words from the memory;

transform the one or more words obtained from execution of the first gather operation to one or more addresses; and

execute a second gather operation to forward data items located at the one or more addresses to a destination determined based, at least in part, on the one or more redirected read requests.

16. The system of claim 15 , wherein the DMA controller is further configured to parse values and/or states in a buffer to determine the one or more addresses.

17. The system of claim 15 , wherein the DMA controller is further configured to:

parse values and/or states in a buffer; and

apply one or more arithmetic operations to the parsed values and/or states to determine the one or more memory addresses.

18. The system of claim 15 , wherein the DMA controller is further configured to:

interpret the one or more redirected read requests as a request for the first gather operation.

19. The system of claim 15 , wherein the DMA controller is further configured to form a request for the second gather operation based, at least in part, on the one or more addresses.

20. The system of claim 15 , wherein the DMA controller is further configured to execute the first gather operation in response to a signal from an initiator of the one or more redirected read requests.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2025
From: GOVINDACHAR, SURESH
To: MERCEDES-BENZ GROUP AG
Reel/Frame 071993/0347 →
Continuity (1)
Related Publication 20240220431A1 · Jul 4, 2024
References Cited (10)
US 6055619A · North · 2000 [cited by examiner]
US 7877524B1 · Annem et al. · 2011 [cited by applicant]
US 8495301B1 · Alexander · 2013 [cited by examiner]
US 10642766B1 · Kilsdonk · 2020 [cited by applicant]
US 10915478B2 · Chafin et al. · 2021 [cited by applicant]
US 10942847B2 · Khan et al. · 2021 [cited by applicant]
US 11003606B2 · Birsan et al. · 2021 [cited by applicant]
US 11855898B1 · Baumann · 2023 [cited by examiner]
US 20170153993A1 · Palmer · 2017 [cited by examiner]
JP 2006323579A · 2006 [cited by applicant]