IP Library Granted Patent US 12,432,980
Granted Patent B2
US 12,432,980 · App. 17/781,773 · Granted Sep 30, 2025

Oxide thin film transistor and preparation method thereof, and display device

Inventors: Lizhong Wang (Beijing, CN); Guangcai Yuan (Beijing, CN); Ce Ning (Beijing, CN); Nianqi Yao (Beijing, CN); Hehe Hu (Beijing, CN); Liping Lei (Beijing, CN); Dongfang Wang (Beijing, CN); Dapeng Xue (Beijing, CN); Shuilang Dong (Beijing, CN); Zhengliang Li (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
H10D30/6755H10D30/6739H10D30/6757
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,432,980
App. No.
17/781,773
Granted
Sep 30, 2025
Kind
B2
Abstract

At least one embodiment of the present disclosure provides an oxide thin film transistor, a display device, and a preparation method of the oxide thin film transistor, and the oxide thin film transistor includes a base substrate; an oxide semiconductor layer provided on the base substrate, and an insulating layer provided on a side of the oxide semiconductor layer away from the base substrate; in which the insulating layer is made of oxide; the insulating layer includes a first insulating layer and a second insulating layer which are stacked; a density of the second insulating layer is greater than a density of the first insulating layer; and the second insulating layer is farther away from the base substrate than the first insulating layer.

Claims (31)

1. An oxide thin film transistor, comprising:

a base substrate;

an oxide semiconductor layer provided on the base substrate, and

an insulating layer provided on a side of the oxide semiconductor layer away from the base substrate;

wherein the insulating layer is made of oxide; the insulating layer comprises a first insulating layer and a second insulating layer which are stacked; a density of the second insulating layer is greater than a density of the first insulating layer; and the second insulating layer is farther away from the base substrate than the first insulating layer;

the insulating layer further comprises a third insulating layer, the third insulating layer is provided on a side of the first insulating layer close to the base substrate;

the oxide semiconductor layer and the insulating layer are in contact with each other in a region between a source electrode and a drain electrode;

a gate electrode is provided between a layer where the source electrode and the drain electrode are located and the oxide semiconductor layer; the insulating layer further comprises a fourth insulating layer provided between the first insulating layer and the second insulating layer; and the gate electrode is provided between the fourth insulating layer and the first insulating layer.

2. The oxide thin film transistor according to claim 1 , wherein the oxide semiconductor layer is a metal oxide semiconductor layer, and the insulating layer is made of non-metallic oxide.

3. The oxide thin film transistor according to claim 1 , wherein materials of the first insulating layer and the second insulating layer at least comprise O atom and Si atom.

4. The oxide thin film transistor according to claim 1 , wherein a density of the third insulating layer is greater than the density of the first insulating layer; and the third insulating layer is in contact with the oxide semiconductor layer.

5. The oxide thin film transistor according to claim 4 , wherein a difference between an etching rate of the first insulating layer and an etching rate of the second insulating layer is 20 Å/s to 40 Å/s; and a difference between the etching rate of the first insulating layer and an etching rate of the third insulating layer is 10 Å/s to 20 Å/s.

6. The oxide thin film transistor according to claim 4 , wherein an etching solution used for etching the first insulating layer, the second insulating layer and the third insulating layer is a mixed solution of NH 3 F and HF; in the mixed solution of NH 3 F and HF, mass percentages of NH 3 F and HF are respectively 29.8% to 30.2% and 5.9% to 6.1%.

7. The oxide thin film transistor according to claim 4 , wherein under a temperature condition of 200° C. to 350° C., an oxygen release amount of the second insulating layer, the first insulating layer and the third insulating layer which are stacked is less than a sum of oxygen release amounts of the second insulating layer, the first insulating layer and the third insulating layer as single layers within a same temperature range.

8. The oxide thin film transistor according to claim 1 , wherein the oxide semiconductor layer comprises a first oxide semiconductor layer and a second oxide semiconductor layer which are stacked; a density of the second oxide semiconductor layer is greater than a density of the first oxide semiconductor layer; and the second oxide semiconductor layer is farther away from the base substrate than the first oxide semiconductor layer.

9. The oxide thin film transistor according to claim 1 , wherein the insulating layer further comprises a fifth insulating layer provided between the first insulating layer and the fourth insulating layer; a density of the fifth insulating layer is greater than a density of the first insulating layer; and both a material of the fifth insulating layer and a material of the first insulating layer comprise Si and O.

10. The oxide thin film transistor according to claim 1 , wherein a difference between an etching rate of the first insulating layer and an etching rate of the second insulating layer is 20 Å/s to 40 Å/s.

11. A display device, comprising the oxide thin film transistor according to claim 1 .

12. A preparation method of an oxide thin film transistor, comprising:

providing a base substrate;

forming an oxide semiconductor layer on the base substrate;

forming a first insulating layer on a side of the oxide semiconductor layer away from the base substrate; and

forming a second insulating layer on a side of the first insulating layer away from the base substrate;

forming a third insulating layer on a side of the first insulating layer close to the base substrate;

forming a fourth insulating layer between the first insulating layer and the second insulating layer;

wherein a density of the second insulating layer is greater than a density of the first insulating layer; the oxide semiconductor layer and the third insulating layer are in contact with each other in a region between a source electrode and a drain electrode, a gate electrode is formed between a layer where the source electrode and the drain electrode are located and the oxide semiconductor layer, and the gate electrode is provided between the fourth insulating layer and the first insulating layer.

13. The preparation method according to claim 12 , a density of the third insulating layer is greater than the density of the first insulating layer.

14. The preparation method according to claim 12 , wherein the forming an oxide semiconductor layer comprises:

applying a first oxide semiconductor layer thin film and performing a patterning process to form the first oxide semiconductor layer;

applying a second oxide semiconductor layer thin film on the first oxide semiconductor layer and performing a patterning process to form a second oxide semiconductor layer;

wherein a density of the second oxide semiconductor layer is greater than a density of the first oxide semiconductor layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2022
From: WANG, LIZHONG; YUAN, GUANGCAI; NING, CE; YAO, NIANQI; HU, HEHE; LEI, LIPING; WANG, DONGFANG; XUE, DAPENG; DONG, SHUILANG; LI, ZHENGLIANG
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060085/0560 →
Continuity (1)
Related Publication 20240097042A1 · Mar 21, 2024
References Cited (60)
US 9076718B2 · Ohta et al. · 2015 [cited by applicant]
US 9640555B2 · Okazaki et al. · 2017 [cited by applicant]
US 9768315B2 · Koezuka et al. · 2017 [cited by applicant]
US 9831275B2 · Koezuka et al. · 2017 [cited by applicant]
US 9887292B2 · Liu et al. · 2018 [cited by applicant]
US 10056492B2 · Yamazaki et al. · 2018 [cited by applicant]
US 10164075B2 · Koezuka et al. · 2018 [cited by applicant]
US 10748938B2 · Zhou et al. · 2020 [cited by applicant]
US 11037958B2 · Luo · 2021 [cited by applicant]
US 11189732B2 · Yuan · 2021 [cited by applicant]
US 20020113236A1 · Park et al. · 2002 [cited by applicant]
US 20040238820A1 · Sakama et al. · 2004 [cited by applicant]
US 20110248270A1 · Fukumoto et al. · 2011 [cited by applicant]
US 20140339537A1 · Bae · 2014 [cited by applicant]
US 20160163874A1 · Nakano et al. · 2016 [cited by applicant]
US 20160276492A1 · Takeda et al. · 2016 [cited by applicant]
US 20170033227A1 · Yu et al. · 2017 [cited by applicant]
US 20170170330A1 · Li · 2017 [cited by applicant]
US 20170170332A1 · Yamazaki · 2017 [cited by applicant]
US 20200013807A1 · Lee et al. · 2020 [cited by applicant]
US 20200027900A1 · Ebihara et al. · 2020 [cited by applicant]
US 20200395426A1 · Han et al. · 2020 [cited by applicant]
US 20220013667A1 · Nakada · 2022 [cited by examiner]
US 20220077264A1 · Xue et al. · 2022 [cited by applicant]
CN 102473727A · 2012 [cited by applicant]
CN 102664194A · 2012 [cited by applicant]
CN 103000694A · 2013 [cited by examiner]
CN 104752441A · 2015 [cited by applicant]
CN 105140271A · 2015 [cited by applicant]
CN 106256017A · 2016 [cited by applicant]
CN 106876412A · 2017 [cited by applicant]
CN 107507841A · 2017 [cited by applicant]
CN 107579077A · 2018 [cited by applicant]
CN 110190066A · 2019 [cited by applicant]
CN 110649044A · 2020 [cited by applicant]
CN 111312826A · 2020 [cited by applicant]
CN 111900195A · 2020 [cited by applicant]
CN 112038289A · 2020 [cited by applicant]
CN 112038410A · 2020 [cited by applicant]
CN 112103246A · 2020 [cited by applicant]
CN 112233982A · 2021 [cited by applicant]
CN 112436021A · 2021 [cited by applicant]
CN 112635573A · 2021 [cited by applicant]
JP 63228626A · 1988 [cited by applicant]
JP 2004172344A · 2004 [cited by applicant]
JP 2016086170A · 2016 [cited by applicant]
JP 202016697A · 2020 [cited by applicant]
JP 2020167362A · 2020 [cited by applicant]
KR 1020120088145A · 2012 [cited by applicant]
WO WO2009034953A1 · 2009 [cited by examiner]
WO 2015059850A1 · 2015 [cited by applicant]
WO 2020089726A1 · 2020 [cited by applicant]
International Search Report in PCT/CN2021/102511 idated Mar. 16, 2022 in English. [cited by applicant]
Written Opinion of the International Searching Authority n PCT/CN2021/102511 dated Mar. 16, 2022 in English. [cited by applicant]
Extended European Search Report in European Application No. 21946535.8 dated Dec. 13, 2023. [cited by applicant]
Chen et al., Optimization of via etching process of LTPS TFT interlayer dielectric, Chinese Journal of Liquid Crystals and Displays, pp. 363-369, vol. 31, No. 4. [cited by applicant]
Zhao et al., Half-Corbino short-channel amorphous In—Ga—Zn—O thin-film transistors with a—SiOx or a—SiOx_a—SiNx passivation layers, Solid-State Electronics, 2016, pp. 25-31. [cited by applicant]
International Search Report in PCT/CN2021/102511 in Chinese dated Mar. 16, 2022. [cited by applicant]
Written Opinion in PCT/CN2021/102511 in Chinese dated Mar. 16, 2022. [cited by applicant]
Japanese Office Action in Japanese Application No. 2023-579589 dated May 7, 2025 with English translation. [cited by applicant]