IP Library › Granted Patent US 12,449,377
Granted Patent B2
US 12,449,377 · App. 18/228,807 · Granted Oct 21, 2025

Method of inspecting semiconductor device

Inventors: Daehyun Jung (Suwon-si, KR); Yujeong Sin (Suwon-si, KR); Sunggon Jung (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G01N21/9501G01N21/8851G01N21/956G01N2021/8858G01N2021/8864
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,449,377
App. No.
18/228,807
Granted
Oct 21, 2025
Kind
B2
Abstract

A method of inspecting a semiconductor device, includes: scanning a plurality of first circuit pattern layers of the semiconductor device and generating a plurality of first images respectively corresponding the plurality of first circuit pattern layers of the semiconductor device; overlapping the plurality of first images with each other and counting a plurality of first defects in the overlapped first images; setting main inspection areas with priority orders by using position coordinates of the counted first defects; and storing the main inspection areas with the position coordinates of the counted first defects.

Claims (46)

1. A method of inspecting a semiconductor device, the method comprising:

scanning a plurality of first circuit pattern layers of the semiconductor device, and generating a plurality of first images respectively corresponding the plurality of first circuit pattern layers of the semiconductor device;

overlapping the plurality of first images with each other and counting a plurality of first defects in the overlapped first images;

setting main inspection areas with priority orders by using position coordinates of the counted first defects; and

storing the main inspection areas with the position coordinates of the counted first defects.

2. The method of claim 1 , the method further comprising:

scanning a plurality of second circuit pattern layers of a second semiconductor device in the stored main inspection areas based on the priority orders; and

generating a plurality of second images respectively corresponding to the plurality of second circuit pattern layers,

wherein the second semiconductor device is a same type as the semiconductor device.

3. The method of claim 2 , the method further comprising:

overlapping the plurality of second images and counting a plurality of second defects in the overlapped second images; and

updating the main inspection areas by using position coordinates of the counted second defects in the overlapped second images.

4. The method of claim 1 , the method further comprising transmitting the stored main inspection areas to semiconductor device manufacturing equipment configured to manufacture the semiconductor device.

5. The method of claim 4 , the method further comprising:

scanning the plurality of first defects from the semiconductor device with the semiconductor device manufacturing equipment; and

updating the main inspection areas based on the position coordinates of the plurality of first defects that are obtained through the semiconductor device manufacturing equipment.

6. The method of claim 1 , the method further comprising calculating a density of the plurality of first defects by using the position coordinates of the counted first defects.

7. The method of claim 1 , wherein the storing the main inspection areas with the position coordinates of the counted first defects comprises storing the main inspection areas based on a location of a specific circuit pattern layer in which the plurality of first defects occurs among the plurality of first circuit pattern layers.

8. The method of claim 1 , wherein the storing the main inspection areas with the position coordinates of the counted first defects comprises classifying and storing the main inspection areas based on a type of the semiconductor device.

9. The method of claim 1 , wherein the overlapping the plurality of first images with each other and counting the plurality of first defects in the overlapped first images comprises counting the plurality of first defects that overlap from circuit pattern layers adjacent to each other among the plurality of first circuit pattern layers.

10. The method of claim 1 , wherein the scanning the plurality of first circuit pattern layers of the semiconductor device comprises scanning the plurality of first circuit pattern layers, the plurality of first circuit pattern layers being stacked in a process of manufacturing the semiconductor device.

11. A method of inspecting a semiconductor device, the method comprising:

scanning a plurality of circuit pattern layers of the semiconductor device in a process of manufacturing the semiconductor device and generating a plurality of images respectively corresponding the plurality of circuit pattern layers of the semiconductor device;

overlapping the plurality of images with each other and counting a plurality of defects in the overlapped images;

setting main inspection areas with priority orders based on a number of the counted defects;

storing the main inspection areas with position coordinates of the counted defects.

12. The method of claim 11 , the method further comprising scanning the plurality of circuit pattern layers of the semiconductor device in the stored main inspection areas based on the priority orders.

13. The method of claim 12 , the method further comprising:

obtaining the position coordinates of the plurality of defects from the plurality of circuit pattern layers scanned based on the priority orders; and

updating the main inspection areas based on the obtained position coordinates of the plurality of defects.

14. The method of claim 11 , the method further comprising transmitting the stored main inspection areas to semiconductor device manufacturing equipment configured to manufacture the semiconductor device.

15. The method of claim 14 , the method further comprising:

scanning the plurality of defects from the semiconductor device with the semiconductor device manufacturing equipment; and

updating the main inspection areas based on the position coordinates of the plurality of defects that are obtained through the semiconductor device manufacturing equipment.

16. The method of claim 11 , the method further comprising calculating a density of the plurality of defects through the position coordinates of the counted defects.

17. The method of claim 11 , wherein the storing the main inspection areas with position coordinates of the counted defects comprises storing the main inspection areas based on a location of a specific circuit pattern layer in which the plurality of defects occurs among the plurality of circuit pattern layers.

18. The method of claim 11 , wherein the storing the main inspection areas with position coordinates of the counted defects comprises classifying and storing the main inspection areas based on a type of the semiconductor device.

19. The method of claim 11 , wherein the overlapping the plurality of images with each other and counting a plurality of defects in the overlapped images comprises, counting the plurality of defects that overlap from circuit pattern layers adjacent to each other among the plurality of circuit pattern layers.

20. A method of inspecting a semiconductor device, the method comprising:

scanning a plurality of circuit pattern layers of a semiconductor device in a process of manufacturing the semiconductor device and generating a plurality of images respectively corresponding to the scanned circuit pattern layers;

overlapping the plurality of images with each other and count a plurality of defects on the plurality of circuit pattern layers based on a number of the plurality of defects in the overlapped images;

setting main inspection areas with priority orders by using position coordinates of the counted defects;

classifying and storing the main inspection areas with the position coordinates of the counted defects based on a type of the semiconductor devices;

scanning the plurality of circuit pattern layers of the semiconductor device in the stored main inspection areas based on the priority orders;

obtaining the position coordinates of the plurality of defects from the plurality of circuit pattern layers scanned based on the priority orders; and

updating the main inspection areas based on the obtained position coordinates of the plurality of defects.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2023
From: JUNG, DAEHYUN; SIN, YUJEONG; JUNG, SUNGGON
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 064449/0838 →
Priority Claims (1)
KR 10-2023-0002781 · Jan 9, 2023 · national
Continuity (1)
Related Publication 20240230554A1 · Jul 11, 2024
References Cited (17)
US 6035244A · Chen et al. · 2000 [cited by applicant]
US 6468815B1 · Steffan et al. · 2002 [cited by applicant]
US 7729529B2 · Wu et al. · 2010 [cited by applicant]
US 8111900B2 · Wu et al. · 2012 [cited by applicant]
US 8266555B2 · Kim · 2012 [cited by applicant]
US 8559001B2 · Chang et al. · 2013 [cited by applicant]
US 8595666B2 · Hayakawa et al. · 2013 [cited by applicant]
US 9165356B2 · Harada et al. · 2015 [cited by applicant]
US 9922414B2 · Takagi et al. · 2018 [cited by applicant]
US 9940704B2 · Yati · 2018 [cited by applicant]
US 10989672B2 · Kaneko · 2021 [cited by applicant]
US 20010016061A1 · Shimoda · 2001 [cited by examiner]
US 20090196490A1 · Matsumiya · 2009 [cited by examiner]
JP 9266235A · 1997 [cited by applicant]
KR 101068321B1 · 2011 [cited by applicant]
KR 101296532B1 · 2013 [cited by applicant]
KR 101799799B1 · 2017 [cited by applicant]