IP Library › Granted Patent US 12,453,156
Granted Patent B1
US 12,453,156 · App. 18/643,606 · Granted Oct 21, 2025

High-voltage electrostatic discharge device

Inventors: Kyong Jin Hwang (Singapore, SG); Jie Zeng (Singapore, SG)
Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.
H10D64/111H10D8/00H10D8/01H10D64/112
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,453,156
App. No.
18/643,606
Granted
Oct 21, 2025
Kind
B1
Abstract

The present disclosure relates to semiconductor structures and, more particularly, to high-voltage electrostatic discharge devices and methods of manufacture. The structure includes: a semiconductor material including an emitter region, a base region adjacent to the emitter region; and a collector region; a thermally grown insulator region on the semiconductor material extending from the base region to the collector region; and a field plate on the thermally grown insulator region and overlapping with the base region.

Claims (30)

1. A structure comprising:

a semiconductor material comprising an emitter region, a base region adjacent to the emitter region, and a collector region;

a thermally grown insulator region on the semiconductor material extending from the base region to the collector region; and

a field plate on the thermally grown insulator region, partially overlapping with the base region, laterally remote from a side edge of the collector region and closer to the emitter region than the collector region,

wherein the emitter region comprises a stepped junction, the stepped junction comprises p-typed doped regions at different depths of the semiconductor material in which a first region of the p-typed doped regions laterally abuts the base region and a second region of the p-typed doped regions is deeper than the first region and is remotely positioned away from the base region.

2. The structure of claim 1 , wherein the field plate is polysilicon material.

3. The structure of claim 1 , wherein the field plate extends over a drift region comprising the semiconductor material that separates the collector region and the base region.

4. The structure of claim 1 , further comprising a silicide block material on the thermally grown insulator region, adjacent to the field plate and extending to over the collector region.

5. The structure of claim 1 ,

wherein the thermally grown insulator region comprises a local oxidation of the semiconductor material which extends above a top surface of the semiconductor material, and further comprising:

a doped region in the semiconductor material, the doped region being separated from the emitter region by a shallow trench isolation region, the doped region being electrically connected to the base region and the field plate by a first metal field plate extending over the emitter region and the field plate.

6. The structure of claim 1 , wherein the emitter region comprises a first dopant type partially extending within the base region comprising a second dopant type.

7. The structure of claim 6 , further comprising a second field plate on the thermally grown insulator region and electrically connected to the collector region.

8. A structure comprising:

a semiconductor material comprising an emitter region, a base region adjacent to the emitter region, and a collector region;

a thermally grown insulator region on the semiconductor material extending from the base region to the collector region;

a field plate on the thermally grown insulator region, partially overlapping with the base region, laterally remote from a side edge of the collector region and closer to the emitter region than the collector region; and

a first metal field plate that extends over the emitter region and the field plate and electrically connects to the emitter region, the base region and the field plate, and a second metal field plate electrically connected to the collector region.

9. The structure of claim 8 , further comprising a second field plate on the thermally grown insulator region which electrically connects to the collector region.

10. A structure comprising:

a semiconductor material comprising an emitter region of a first dopant type, a base region of a second dopant type, and a collector region of the first dopant type;

a thermal oxide region in the semiconductor material extending from the base region to the collector region;

a field plate on the thermal oxide region and partially overlapping with the base region; and

a wiring structure electrically coupling the field plate to the base region and the emitter region, wherein the wiring structure comprises a first metal field plate that extends over the emitter region and the field plate and electrically connects to the emitter region, the base region and the field plate, and a second metal field plate electrically connected to the collector region.

11. The structure of claim 10 , further comprising a silicide block material on the thermal oxide region adjacent to the field plate.

12. The structure of claim 10 , wherein the thermal oxide region extends within and above a surface of the semiconductor material, and thermal oxide region spans over a portion of the semiconductor material that separates the collector region from the base region.

13. The structure of claim 10 , further comprising a second field plate on the thermal oxide region, the second field plate being electrically coupled to the collector region.

14. The structure of claim 10 , wherein the emitter region comprises a stepped junction with the first dopant type at different concentrations.

15. The structure of claim 10 , wherein the emitter region of the first dopant type is partially within the base region of the second dopant type, and the field plate on the thermal oxide is laterally remote from a side edge of the collector region and closer to the emitter region than the collector region.

16. The structure of claim 10 , wherein the emitter region of the first dopant type is fully within the base region of the second dopant type.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2024
From: HWANG, KYONG JIN; ZENG, JIE
To: GLOBALFOUNDRIES SINGAPORE PTE. LTD.
Reel/Frame 067205/0207 →
References Cited (52)
US 5011784A · Ratnakumar · 1991 [cited by applicant]
US 6472286B1 · Yu · 2002 [cited by applicant]
US 7968936B2 · Denison et al. · 2011 [cited by applicant]
US 8878283B2 · Denison et al. · 2014 [cited by applicant]
US 8912600B2 · You · 2014 [cited by applicant]
US 9018705B2 · Hwang · 2015 [cited by applicant]
US 9673084B2 · Liu et al. · 2017 [cited by applicant]
US 10529812B1 · Edwards · 2020 [cited by applicant]
US 11302687B2 · Zeng et al. · 2022 [cited by applicant]
US 20030001206A1 · Negoro et al. · 2003 [cited by applicant]
US 20040108549A1 · Denison · 2004 [cited by applicant]
US 20050253216A1 · Tsuchiko · 2005 [cited by applicant]
US 20080303057A1 · Iwamuro · 2008 [cited by applicant]
US 20090072308A1 · Chen et al. · 2009 [cited by applicant]
US 20100181596A1 · Suzuki et al. · 2010 [cited by applicant]
US 20120241900A1 · Chen et al. · 2012 [cited by applicant]
US 20140042544A1 · Karino · 2014 [cited by applicant]
US 20140197491A1 · Yamaji · 2014 [cited by applicant]
US 20140225156A1 · Zhan · 2014 [cited by examiner]
US 20140353799A1 · Hwang · 2014 [cited by applicant]
US 20150048451A1 · Chan · 2015 [cited by applicant]
US 20170054019A1 · Huang · 2017 [cited by applicant]
US 20170170647A1 · Tanaka et al. · 2017 [cited by applicant]
US 20180211950A1 · Chiu · 2018 [cited by examiner]
US 20180286853A1 · Mallikarjunaswamy · 2018 [cited by applicant]
US 20180323184A1 · Hung et al. · 2018 [cited by applicant]
US 20190103396A1 · Zhan et al. · 2019 [cited by applicant]
US 20190103498A1 · Pang et al. · 2019 [cited by applicant]
US 20190259829A1 · Mun et al. · 2019 [cited by applicant]
US 20210134787A1 · Zeng · 2021 [cited by examiner]
US 20210184033A1 · Coyne et al. · 2021 [cited by applicant]
US 20210327869A1 · Zeng · 2021 [cited by examiner]
US 20220181474A1 · Mahajan · 2022 [cited by examiner]
US 20230098207A1 · Ikeura · 2023 [cited by examiner]
US 20240222478A1 · Zhang et al. · 2024 [cited by applicant]
EP 2622638 · 2017 [cited by applicant]
JP 2013214662A · 2013 [cited by applicant]
TW I500156 · 2015 [cited by applicant]
TW I563661 · 2016 [cited by applicant]
Cha et al., “0.18μm 100V-rated BCD with Large Area Power LDMOS with ultra-low effective Specific Resistance”, IEEE, Proceedings of the 2016 28th International Symposium on Power Semiconductor Devices and ICs {ISPSD), Ju… [cited by applicant]
Specification and Drawings filed Jan. 13, 2023 in U.S. Appl. No. 18/096,811, 25 pages. [cited by applicant]
A. Gendron et al., “Area-Efficient, Reduced and No. Snapback PNP-based ESD Protection in Advanced Smart Power Technology”, Electrical Overstress/Electrostatic Discharge Symposium, 2006, IEEE, Abstract, 3 pages. [cited by applicant]
P. Renaud et al., “High robustness PNP-based structure for the ESD protection of high voltage I/Os in an advanced smart power technology”, Bipolar/BiCMOS Circuits and Technology Meeting, 2007, IEEE, Abstract, 3 pages. [cited by applicant]
R. Zhu et al., “Implementation of High-Side, High-Voltage RESURF LDMOS in a sub-half Micron Smart Power Technology”, Proceedings of 2001 International Symposium on Power Semiconductor Devices & ICs, 2001, IEEE, Abstract… [cited by applicant]
V. Khemka et al., “A Floating RESURF (FRESURF) LD-MOSFET Device Concept”, IEEE Electron Device Letters, Oct. 2003, vol. 24, No. 10, IEEE, Abstract, 3 pages. [cited by applicant]
Specification and Drawings filed Dec. 27, 2023 in U.S. Appl. No. 18/397,008, 27 pages. [cited by applicant]
Office Action for U.S. Appl. No. 18/643,628 dated Sep. 12, 2024; 19 pages. [cited by applicant]
Response to Restriction Requirement dated Aug. 19, 2024 in U.S. Appl. No. 18/643,628, 1 page. [cited by applicant]
Extended European Search Report dated Mar. 21, 2025 for European Application No. EP 24205139.9-1001, 10 pages. [cited by applicant]
Response to Office Action dated Feb. 26, 2025 in U.S. Appl. No. 18/643,628 12 pages. [cited by applicant]
Final Office Action dated Jan. 16, 2025 in U.S. Appl. No. 18/643,628 17 pages. [cited by applicant]
Notice of Allowance and Fees dated May 29, 2025 in U.S. Appl. No. 18/643,628 11 pages. [cited by applicant]