IP Library › Granted Patent US 12,456,709
Granted Patent B2
US 12,456,709 · App. 18/089,732 · Granted Oct 28, 2025

Structures and processes for void-free hybrid bonding

Inventors: Roy R. Yu (Poughkeepsie, NY); Katsuyuki Sakuma (Fishkill, NY)
Assignee: International Business Machines Corporation
H01L24/80H01L21/6838H01L21/78H01L2224/80011H01L2224/80013H01L2224/80019H01L2224/80201H01L2224/80895H01L2224/80896H01L2224/80948
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,456,709
App. No.
18/089,732
Granted
Oct 28, 2025
Kind
B2
Abstract

An apparatus for bonding a first substrate to a second substrate includes a heatable mounting stage configured to accommodate a first semiconductor substrate on an upward-facing surface and a first stack of semiconductor materials on the first semiconductor substrate; a heatable bond head configured to accommodate a second semiconductor substrate on a downward-facing surface and a second stack of semiconductor materials on the second semiconductor substrate; and a collet disposed on the downward-facing surface of the heatable bond head and configured to receive the second semiconductor substrate and the second stack of semiconductor materials. The heatable bond head is configured to have a vacuum applied thereto to deformably accommodate the second semiconductor substrate and the second stack of semiconductor materials against the collet. The heatable bond head is configured to be pressed against the heatable mounting stage to bond the semiconductor materials.

Claims (11)

1. An apparatus for bonding a first substrate to a second substrate, the apparatus comprising:

a heatable mounting stage configured to accommodate a first semiconductor substrate on an upward-facing surface and a first stack of semiconductor materials on the first semiconductor substrate;

a heatable bond head configured to accommodate a second semiconductor substrate on a downward-facing surface and a second stack of semiconductor materials on the second semiconductor substrate; and

a collet disposed on the downward-facing surface of the heatable bond head and configured to receive the second semiconductor substrate and the second stack of semiconductor materials;

wherein the heatable bond head is configured to have a vacuum applied thereto to deformably accommodate the second semiconductor substrate and the second stack of semiconductor materials against the collet;

wherein the heatable bond head is configured to be pressed against the heatable mounting stage to bond the second stack of semiconductor materials to the first stack of semiconductor materials; and

wherein the heatable bond stage is configured to have a vacuum applied thereto to flatten and secure the first semiconductor substrate during bonding.

2. The apparatus of claim 1 , wherein the collet is mounted in a center portion of the downward-facing surface of the heatable bond head and extends 5 micrometers to 50 micrometers from the downward-facing surface.

3. The apparatus of claim 1 , wherein at least one of the heatable mounting stage and the heatable bond head are configured to be heated to 25 degrees C. to 100 degrees C.

4. The apparatus of claim 1 , wherein a pressure applied by the heatable bond head against the heatable mounting stage is 0.1 grams to 1000 grams.

5. The apparatus of claim 1 , wherein a downward facing surface of the collet is curved.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2022
From: YU, ROY R.; SAKUMA, KATSUYUKI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 062222/0001 →
Continuity (1)
Related Publication 20240222313A1 · Jul 4, 2024
References Cited (19)
US 8703583B2 · Maki et al. · 2014 [cited by applicant]
US 9842823B2 · Yu et al. · 2017 [cited by applicant]
US 10923452B2 · Han et al. · 2021 [cited by applicant]
US 11059280B2 · Wagenleitner et al. · 2021 [cited by applicant]
US 20140120654A1 · Fujii · 2014 [cited by applicant]
US 20150249027A1 · Wasserman · 2015 [cited by examiner]
US 20170221856A1 · Yamauchi · 2017 [cited by applicant]
US 20190304852A1 · Seyama · 2019 [cited by examiner]
US 20240055389A1 · Chang · 2024 [cited by examiner]
CN 102082157A · 2011 [cited by applicant]
JP 2005322815A · 2005 [cited by applicant]
JP 2018125325A · 2018 [cited by applicant]
JP 2021048201A · 2021 [cited by applicant]
KR 20180001890A · 2018 [cited by applicant]
WO 2017155002A1 · 2017 [cited by applicant]
WO 2024139188A1 · 2024 [cited by applicant]
Ong, J. J., Chiu, W. L., Lee, O. H., Chiang, C. W., Chang, H. H., Wang, C. H., . . . & Chen, C. (Mar. 2022). Low-Temperature Cu/SiO2 Hybrid Bonding with Low Contact Resistance Using (111)-Oriented Cu Surfaces. Materials… [cited by applicant]
L.T. Zhuravlev: Colloids and Surfaces A: “The Surface Chemistry of Amorphous Silica” Physicochemical and Engineering Aspects 173 (2000) 1-38. [cited by applicant]
Son, S., Min, J., Jung, E., Kim, H., Kim, T., Jeon, H., . . . & Yeom, G. Y. (Jun. 2020). Characteristics of Plasma-Activated Dielectric Film Surfaces for Direct Wafer Bonding. In 2020 IEEE 70th Electronic Components and… [cited by applicant]