IP Library › Granted Patent US 12,471,460
Granted Patent B2
US 12,471,460 · App. 17/879,590 · Granted Nov 11, 2025

Display apparatus including a pad at a non-display area overlapping with a conductor connecting a conductive line to the pad

Inventors: Soyoung Lee (Yongin-si, KR); Daesuk Kim (Yongin-si, KR); Yanghee Kim (Yongin-si, KR); Hyunchol Bang (Yongin-si, KR); Youngsoo Yoon (Yongin-si, KR); Ilgoo Youn (Yongin-si, KR); Bongwon Lee (Yongin-si, KR); Sukyo Jung (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
H10K59/131G09G3/3233H01L24/05G09G2300/0426G09G2300/0819G09G2300/0842G09G2300/0861H01L24/06H01L24/29H01L24/32H01L2224/05012H01L2224/05013H01L2224/05018H01L2224/05027H01L2224/05082H01L2224/05124H01L2224/05147H01L2224/05166H01L2224/05552H01L2224/05553H01L2224/05558H01L2224/05562H01L2224/05567H01L2224/05624H01L2224/05647H01L2224/05666H01L2224/06051H01L2224/06155H01L2224/2929H01L2224/29499H01L2224/32013H01L2224/32227
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,471,460
App. No.
17/879,590
Granted
Nov 11, 2025
Kind
B2
Abstract

A display apparatus includes: a substrate; a plurality of sub-pixel circuits on the substrate, each of the plurality of sub-pixel circuits including at least one transistor; a plurality of light-emitting diodes electrically connected to the plurality of sub-pixel circuits, respectively, and defining a display area; a pad at a non-display area outside the display area; a conductive line extending toward a first edge of the substrate; and a conductor electrically connecting the conductive line to the pad. The conductor overlaps with the pad, is interposed between a part of the conductive line and a part of the pad, and has an isolated shape in a plan view.

Claims (52)

1 . A display apparatus comprising:

a substrate;

a plurality of sub-pixel circuits on the substrate, each of the plurality of sub-pixel circuits comprising at least one transistor;

a plurality of light-emitting diodes electrically connected to the plurality of sub-pixel circuits, respectively, and defining a display area;

a pad at a non-display area outside the display area;

a conductive line extending toward a first edge of the substrate; and

a conductor electrically connecting the conductive line to the pad,

wherein the conductor overlaps with the pad, is interposed between a part of the conductive line and a part of the pad, and has an isolated shape in a plan view.

2 . The display apparatus of claim 1 , wherein an entirety of a top surface of the conductor directly contacts the pad.

3 . The display apparatus of claim 1 , wherein the pad comprises:

a first pad layer on the conductor; and

a second pad layer on the first pad layer.

4 . The display apparatus of claim 3 , further comprising at least one inorganic insulating layer between the conductor and the conductive line,

wherein the conductor is connected to the conductive line through a contact hole penetrating the at least one inorganic insulating layer.

5 . The display apparatus of claim 3 , wherein the first pad layer extends past an edge of the conductor, and a side surface of the conductor corresponding to the edge of the conductor is covered by the first pad layer.

6 . The display apparatus of claim 3 , wherein the second pad layer extends past an edge of the first pad layer, and a side surface of the first pad layer corresponding to the edge of the first pad layer is covered by the second pad layer.

7 . The display apparatus of claim 1 , wherein an edge of the conductive line and the first edge of the substrate are aligned with each other.

8 . The display apparatus of claim 1 , further comprising an insulating layer covering an outer area of the pad, and having an opening exposing a part of the pad.

9 . The display apparatus of claim 8 , wherein an edge of the insulating layer adjacent to the first edge of the substrate is spaced from the first edge of the substrate.

10 . The display apparatus of claim 8 , wherein each of the plurality of sub-pixel circuits comprises:

a driving transistor comprising a driving semiconductor layer, and a driving gate electrode on the driving semiconductor layer; and

a storage capacitor comprising a first electrode overlapping with the driving semiconductor layer of the driving transistor, and a second electrode on the first electrode,

wherein each of the plurality of sub-pixel circuits is electrically connected to:

a corresponding driving voltage line; and

a corresponding data line located on the corresponding driving voltage line and underneath a first electrode of a corresponding light-emitting diode of the plurality of light-emitting diodes, and

wherein the insulating layer and an organic insulating layer located between the corresponding data line and the first electrode include a same material as each other.

11 . The display apparatus of claim 10 , wherein each of the plurality of sub-pixel circuits further comprises a compensation transistor electrically connected to the driving transistor through a node connection line,

wherein the conductor is located at a same layer as that of the node connection line.

12 . A display apparatus comprising:

a substrate;

a plurality of sub-pixel circuits on the substrate, each of the sub-pixel circuits comprising at least one transistor;

a plurality of light-emitting diodes electrically connected to the plurality of sub-pixel circuits, respectively, and defining a display area;

a pad at a non-display area outside the display area, and comprising a first pad layer and a second pad layer;

a conductive line extending toward a first edge of the substrate; and

a conductor electrically connecting the conductive line to the pad,

wherein the conductor overlaps with the first pad layer and the second pad layer, is interposed between a part of the conductive line and a part of the pad, and has an isolated shape in a plan view.

13 . The display apparatus of claim 12 , wherein a contact area between a bottom surface of the conductor and the conductive line is smaller than a contact area between a top surface of the conductor and the pad.

14 . The display apparatus of claim 12 , wherein the second pad layer directly contacts an entirety of a top surface of the first pad layer, and the first pad layer directly contacts an entirety of a top surface of the conductor.

15 . The display apparatus of claim 12 , further comprising at least one inorganic insulating layer between the conductor and the conductive line,

wherein the conductor is connected to the conductive line through a contact hole penetrating the at least one inorganic insulating layer.

16 . The display apparatus of claim 12 , wherein the first pad layer extends past edges of the conductor, and side surfaces of the conductor corresponding to the edges of the conductor are covered by the first pad layer.

17 . The display apparatus of claim 12 , wherein the second pad layer extends past an edge of the first pad layer, and a side surface of the first pad layer corresponding to the edge of the first pad layer is covered by the second pad layer.

18 . The display apparatus of claim 12 , wherein an edge of the conductive line and the first edge of the substrate are aligned with each other.

19 . The display apparatus of claim 12 , further comprising an insulating layer covering an outer area of the pad, and having an opening exposing a part of the pad,

wherein an edge of the insulating layer adjacent to the first edge of the substrate is spaced from the first edge of the substrate.

20 . The display apparatus of claim 19 , wherein each of the plurality of sub-pixel circuits comprises:

a driving transistor comprising a driving semiconductor layer, and a driving gate electrode on the driving semiconductor layer; and

a storage capacitor comprising a first electrode overlapping with the driving semiconductor layer of the driving transistor, and a second electrode on the first electrode,

wherein each of the plurality of sub-pixel circuits is electrically connected to:

a corresponding driving voltage line; and

a corresponding data line located on the corresponding driving voltage line, and underneath a first electrode of a corresponding light-emitting diode of the plurality of light-emitting diodes, and

wherein the insulating layer and an organic insulating layer located between the corresponding data line and the first electrode include a same material as each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2022
From: LEE, SOYOUNG; KIM, DAESUK; KIM, YANGHEE; BANG, HYUNCHOL; YOON, YOUNGSOO; YOUN, ILGOO; LEE, BONGWON; JUNG, SUKYO
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 060886/0162 →
Priority Claims (1)
KR 10-2022-0015762 · Feb 7, 2022 · national
Continuity (1)
Related Publication 20230309351A1 · Sep 28, 2023
References Cited (12)
US 8928597B2 · Jang · 2015 [cited by applicant]
US 11177340B2 · Kim et al. · 2021 [cited by applicant]
US 20200350390A1 · Kim et al. · 2020 [cited by applicant]
US 20200411625A1 · Seo · 2020 [cited by examiner]
US 20210134877A1 · Kim et al. · 2021 [cited by applicant]
US 20210265437A1 · Son · 2021 [cited by examiner]
US 20220037445A1 · Cho · 2022 [cited by examiner]
US 20220216276A1 · Lee · 2022 [cited by examiner]
KR 1020170006461A · 2017 [cited by applicant]
KR 1020200128253A · 2020 [cited by applicant]
KR 1020210018687A · 2021 [cited by applicant]
KR 1020210054117A · 2021 [cited by applicant]