IP Library Granted Patent US 12,475,836
Granted Patent B2
US 12,475,836 · App. 18/436,692 · Granted Nov 18, 2025

Display module

Inventors: Wonkeun Park (Suwon-si, KR); Youngki Jung (Suwon-si, KR); Donghwan Kim (Suwon-si, KR); Donghun Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G09G3/32H01L25/167H10D86/441H10D86/60G09G2300/0408G09G2300/0413G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,475,836
App. No.
18/436,692
Granted
Nov 18, 2025
Kind
B2
Abstract

A display module includes: a substrate; a first driving circuit provided in a center area on the substrate in a vertical form; a first pixel array formed on a left area of the substrate relative to the first driving circuit, wherein the first pixel array may include a first plurality of pixels disposed in a matrix form; and a second pixel array formed on a right area of the substrate relative to the first driving circuit, wherein the second pixel array may include a second plurality of pixels disposed in the matrix form, wherein each pixel of the first plurality of pixels and each pixel of the second plurality of pixels may include a plurality of inorganic light emitting devices, and wherein each of the first pixel array and the second pixel array are separated from the first driving circuit by a pre-set distance.

Claims (59)

1 . A display module comprising:

a substrate;

a first driving circuit provided in a center area on the substrate in a vertical form;

a first pixel array formed on a left area of the substrate relative to the first driving circuit, wherein the first pixel array comprises a first plurality of pixel areas disposed in a matrix form;

a second pixel array formed on a right area of the substrate relative to the first driving circuit, wherein the second pixel array comprises a second plurality of pixel areas disposed in the matrix form;

a first dummy first driving circuit disposed at an outer portion of the left area; and

a second dummy first driving circuit disposed at an outer portion of the right area,

wherein each pixel area of the first plurality of pixel areas and each pixel area of the second plurality of pixel areas comprises a plurality of inorganic light emitting devices,

wherein each of the first pixel array and the second pixel array are separated from the first driving circuit by a pre-set distance,

wherein adjacent edges of pixel areas of the first plurality of pixel areas are in direct contact with one another and adjacent edges of pixel areas of the second plurality of pixel areas are in direct contact with one another, and

wherein each of the first dummy first driving circuit and the second dummy first driving circuit is configured to maintain the same potential as the first driving circuit and is symmetrically disposed to the left area and the right area relative to the first driving circuit.

2 . The display module of claim 1 , further comprising:

a plurality of second driving circuits formed on the substrate,

wherein the plurality of second driving circuits are configured to drive the plurality of inorganic light emitting devices of the first plurality of pixel areas and the second plurality of pixel areas, and

wherein the first driving circuit is configured to generate control signals based on clock signals applied through at least one clock line, and to drive the plurality of second driving circuits by providing the generated control signals to the plurality of second driving circuits.

3 . The display module of claim 2 , wherein the at least one clock line overlaps the first driving circuit on the substrate.

4 . The display module of claim 1 , wherein the vertical form of the first driving circuit divides the substrate into the left area and the right area.

5 . The display module of claim 4 , wherein the plurality of inorganic light emitting devices in the first pixel array are spaced apart from one another, and

wherein the plurality of inorganic light emitting devices in the second pixel array are spaced apart from one another.

6 . The display module of claim 1 , wherein the left area of the substrate and the right area of the substrate are symmetrical across the vertical form of the first driving circuit.

7 . The display module of claim 1 , wherein each of the first driving circuit, the first dummy first driving circuit and the second dummy first driving circuit comprises a thin film transistor.

8 . A display module comprising:

a substrate;

a first driving circuit on the substrate and configured to divide the substrate into a first side and a second side;

a first pixel array on the first side of the substrate, the first pixel array comprising a first plurality of pixel areas;

a second pixel array on the second side of the substrate, the second pixel array comprising a second plurality of pixel areas;

a first dummy first driving circuit disposed at an outer portion of the first side; and

a second dummy first driving circuit disposed at an outer portion of the second side,

wherein the first plurality of pixel areas and the second plurality of pixel areas are arranged in a matrix form,

wherein each pixel area of the first plurality of pixel areas and each pixel area of the second plurality of pixel areas comprises a plurality of inorganic light emitting devices,

wherein each of the first pixel array and the second pixel array are separated from the first driving circuit by a pre-set distance, and

wherein adjacent edges of pixel areas of the first plurality of pixel areas are in direct contact with one another and adjacent edges of pixel areas of the second plurality of pixel areas are in direct contact with one another, and

wherein each of the first dummy first driving circuit and the second dummy first driving circuit is configured to maintain the same potential as the first driving circuit and is symmetrically disposed to the first side and the second side relative to the first driving circuit.

9 . The display module of claim 8 , further comprising:

a plurality of second driving circuits on the substrate;

at least one data line on the substrate; and

at least one clock line on the substrate,

wherein the plurality of second driving circuits are configured to drive the plurality of inorganic light emitting devices of the first plurality of pixel areas and the second plurality of pixel areas, and

wherein the first driving circuit is configured to generate control signals based on clock signals applied through the at least one clock line, and to drive the plurality of second driving circuits by providing the generated control signals to the plurality of second driving circuits.

10 . The display module of claim 9 , wherein the at least one clock line overlaps the first driving circuit on the substrate.

11 . The display module of claim 8 , wherein adjacent inorganic light emitting devices of the plurality of inorganic light emitting devices are spaced apart from one another.

12 . The display module of claim 1 , wherein the first side and the second side are symmetrical across the first driving circuit.

13 . A display module comprising:

a substrate;

a first pixel array on a first side of the substrate, the first pixel array comprising a first plurality of pixel areas;

a second pixel array on a second side of the substrate, the second pixel array comprising a second plurality of pixel areas;

a first driving circuit on the substrate between the first pixel array and the second pixel array;

a first dummy first driving circuit disposed at an outer portion of the first side; and

a second dummy first driving circuit disposed at an outer portion of the second side,

wherein each of the first pixel array and the second pixel array are separated from the first driving circuit by a pre-set distance, and

wherein adjacent edges of pixel areas of the first plurality of pixel areas are in direct contact with one another and adjacent edges of pixel areas of the second plurality of pixel areas are in direct contact with one another, and

wherein each of the first dummy first driving circuit and the second dummy first driving circuit is configured to maintain the same potential as the first driving circuit and is symmetrically disposed to the first side and the second side relative to the first driving circuit.

14 . The display module of claim 1 ,

wherein a portion of an upper area and a portion of a lower area in the left area are a first redundant area in which an inorganic light emitting device is not disposed, and

wherein a portion of the upper area and a portion of the lower area in the right area are a second redundant area in which an inorganic light emitting device is not disposed.

15 . The display module of claim 8 , further comprising:

a first redundant area at an upper edge portion of the first side and a lower edge portion of the first side; and

a second redundant area at an upper edge portion of the second side and a lower edge portion of the second side,

wherein no inorganic light emitting devices are in the first redundant area and the second redundant area.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2024
From: PARK, WONKEUN; JUNG, YOUNGKI; KIM, DONGHWAN; LEE, DONGHUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 066431/0911 →
Priority Claims (1)
KR 10-2022-0181715 · Dec 22, 2022 · national
Continuity (2)
Continuation PCTKR2023021002 · Dec 19, 2023
Related Publication 20240212581A1 · Jun 27, 2024
References Cited (36)
US 8259095B2 · Cok et al. · 2012 [cited by applicant]
US 10838259B2 · Mori · 2020 [cited by applicant]
US 11107841B2 · Jang et al. · 2021 [cited by applicant]
US 11201202B2 · Kim et al. · 2021 [cited by applicant]
US 11320701B2 · Mori · 2022 [cited by applicant]
US 11551605B2 · Kim et al. · 2023 [cited by applicant]
US 11598992B2 · Mori · 2023 [cited by applicant]
US 11852924B2 · Mori · 2023 [cited by applicant]
US 20110043499A1 · Cok et al. · 2011 [cited by applicant]
US 20150138466A1 · Mori · 2015 [cited by applicant]
US 20150187810A1 · Lee · 2015 [cited by applicant]
US 20180114500A1 · Jung et al. · 2018 [cited by applicant]
US 20210072575A1 · Mori · 2021 [cited by applicant]
US 20210210002A1 · Kim et al. · 2021 [cited by applicant]
US 20210217353A1 · Zhao et al. · 2021 [cited by applicant]
US 20220149112A1 · Hwang et al. · 2022 [cited by applicant]
US 20220244588A1 · Mori · 2022 [cited by applicant]
US 20230101460A1 · Kim et al. · 2023 [cited by applicant]
US 20230205019A1 · Mori · 2023 [cited by applicant]
EP 3871211B1 · 2023 [cited by applicant]
KR 1020120062743A · 2012 [cited by applicant]
KR 101608165B1 · 2016 [cited by applicant]
KR 1020200036290A · 2020 [cited by applicant]
KR 1020200036586A · 2020 [cited by applicant]
KR 1020200057198A · 2020 [cited by applicant]
KR 102151099B1 · 2020 [cited by applicant]
KR 1020200114980A · 2020 [cited by applicant]
KR 102174003B1 · 2020 [cited by applicant]
KR 1020210087873A · 2021 [cited by applicant]
KR 1020210131853A · 2021 [cited by applicant]
KR 1020220037329A · 2022 [cited by applicant]
KR 1020220061495A · 2022 [cited by applicant]
WO WO2021137663A1 · 2021 [cited by examiner]
International Search Report (PCT/ISA/210) issued by the International Searching Authority on Mar. 27, 2024 in corresponding International Application No. PCT/KR2023/021002. [cited by applicant]
Written Opinion (PCT/ISA/237) issued by the International Searching Authority on Mar. 27, 2024 in corresponding International Application No. PCT/KR2023/021002. [cited by applicant]
Commuincation dated Aug. 12, 2025, issued by the European Patent Office in European Application No. 23907691.2. [cited by applicant]