IP Library › Granted Patent US 12,477,788
Granted Patent B2
US 12,477,788 · App. 18/106,106 · Granted Nov 18, 2025

Semiconductor device

Inventors: Minoru Nakagawa (Kyoto, JP); Yuki Nakano (Kyoto, JP); Masatoshi Aketa (Kyoto, JP); Masaya Ueno (Kyoto, JP); Seigo Mori (Kyoto, JP); Kenji Yamamoto (Kyoto, JP)
Assignee: ROHM LTD.
H10D62/106H10D62/117H10D62/126H10D62/393H10D64/518H10D62/8325H10D64/112
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,477,788
App. No.
18/106,106
Granted
Nov 18, 2025
Kind
B2
Abstract

A semiconductor device includes a semiconductor layer of a first conductivity type having a first main surface at one side and a second main surface at another side, a trench gate structure including a gate trench formed in the first main surface of the semiconductor layer, and a gate electrode embedded in the gate trench via a gate insulating layer, a trench source structure including a source trench formed deeper than the gate trench and across an interval from the gate trench in the first main surface of the semiconductor layer, a source electrode embedded in the source trench, and a deep well region of a second conductivity type formed in a region of the semiconductor layer along the source trench, a ratio of a depth of the trench source structure with respect to a depth of the trench gate structure being not less than 1.5 and not more than 4.0, a body region of the second conductivity type formed in a region of a surface layer portion of the first main surface of the semiconductor layer between the gate trench and the source trench, a source region of the first conductivity type formed in a surface layer portion of the body region, and a drain electrode connected to the second main surface of the semiconductor layer.

Claims (34)

1 . A semiconductor device comprising:

a semiconductor layer of a first conductivity type having a first main surface at one side and a second main surface at another side;

a trench gate structure including a gate trench formed in the first main surface of the semiconductor layer, and a gate electrode embedded in the gate trench via a gate insulating layer;

a trench source structure including a source trench formed deeper than the gate trench and formed across an interval from the gate trench in the first main surface of the semiconductor layer, a source electrode embedded in the source trench, and a well region of a second conductivity type formed in a region of the semiconductor layer along the source trench;

a body region of the second conductivity type formed in a region of a surface layer portion of the first main surface of the semiconductor layer between the gate trench and the source trench;

a source region of the first conductivity type formed in a surface layer portion of the body region;

a drain electrode connected to the second main surface of the semiconductor layer; and

an outer well region of the second conductivity region formed in an outer region outside of a region where the trench gate structure is formed,

wherein an aspect ratio of the trench source structure is greater than an aspect ratio of the trench gate structure.

2 . The semiconductor device according to claim 1 , wherein the aspect ratio of the trench source structure is not less than 0.5 and not more than 18.0.

3 . The semiconductor device according to claim 1 , wherein a depletion layer spreads further from a boundary region between the semiconductor layer and the well region toward a region of a second main surface side than from a bottom wall of the gate trench in the semiconductor layer toward a region of the second main surface side.

4 . The semiconductor device according to claim 3 , wherein the depletion layer overlaps to the bottom wall of the gate trench.

5 . The semiconductor device according to claim 1 , wherein the well region is formed in a region of the semiconductor layer along a side wall of the source trench.

6 . The semiconductor device according to claim 1 , wherein the well region is formed in a region of the semiconductor layer along a bottom wall of the source trench.

7 . The semiconductor device according to claim 1 , wherein the well region is formed continuously in a region of the semiconductor layer along a side wall, a bottom wall, and a corner portion connecting the side wall and the bottom wall of the source trench.

8 . The semiconductor device according to claim 1 , wherein the well region is connected to the body region.

9 . The semiconductor device according to claim 1 , wherein the trench source structure includes a barrier forming layer interposed in a region between the source trench and the source electrode and having a higher potential barrier than a potential barrier between the well region and the source electrode.

10 . The semiconductor device according to claim 9 , wherein the barrier forming layer includes an insulating barrier forming layer made of an insulating material.

11 . The semiconductor device according to claim 9 , wherein the barrier forming layer includes a conductive barrier forming layer made of a conductive material differing from a conductive material of the source electrode.

12 . The semiconductor device according to claim 9 , wherein the barrier forming layer includes an insulating barrier forming layer made of an insulating material, and a conductive barrier forming layer made of a conductive material differing from a conductive material of the source electrode.

13 . The semiconductor device according to claim 9 , wherein the barrier forming layer is formed along a side wall, a bottom wall, and a corner portion connecting the side wall and the bottom wall of the source trench.

14 . The semiconductor device according to claim 1 , further comprising: a contact region of the second conductivity type formed in a region of the semiconductor layer along a side wall of the source trench and having a second conductivity type impurity concentration higher than a second conductivity type impurity concentration of the body region.

15 . The semiconductor device according to claim 1 , further comprising: a contact region of the second conductivity type formed in a region of the semiconductor layer along a bottom wall of the source trench and having a second conductivity type impurity concentration higher than a second conductivity type impurity concentration of the body region.

16 . The semiconductor device according to claim 1 , wherein part of the first main surface is recessed and forming a recessed region, the outer well region is formed in the recessed region.

17 . A semiconductor device comprising:

a semiconductor layer of a first conductivity type having a first main surface at one side and a second main surface at another side;

a trench gate structure including a gate trench formed in the first main surface of the semiconductor layer, and a gate electrode embedded in the gate trench via a gate insulating layer;

a trench source structure including a source trench formed deeper than the gate trench and formed across an interval from the gate trench in the first main surface of the semiconductor layer, a source electrode embedded in the source trench, and a well region of a second conductivity type formed in a region of the semiconductor layer along the source trench;

a body region of the second conductivity type formed in a region of a surface layer portion of the first main surface of the semiconductor layer between the gate trench and the source trench;

a source region of the first conductivity type formed in a surface layer portion of the body region;

a drain electrode connected to the second main surface of the semiconductor layer; and

an outer well region of the second conductivity region formed in an outer region outside of a region where the trench gate structure is formed,

wherein the trench source structure includes a barrier forming layer interposed in a region between the source trench and the source electrode and having a higher potential barrier than a potential barrier between the well region and the source electrode, and

wherein the barrier forming layer includes an insulating barrier forming layer made of an insulating material, and a conductive barrier forming layer made of a conductive material differing from a conductive material of the source electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2023
From: NAKAGAWA, MINORU; NAKANO, YUKI; AKETA, MASATOSHI; UENO, MASAYA; MORI, SEIGO; YAMAMOTO, KENJI
To: ROHM CO., LTD.
Reel/Frame 062612/0163 →
Priority Claims (4)
JP 2017-098423 · May 17, 2017 · national
JP 2018-042133 · Mar 8, 2018 · national
JP 2018-094956 · May 16, 2018 · national
JP 2018-094957 · May 16, 2018 · national
Continuity (3)
Continuation 17349256 · Jun 16, 2021
Continuation 16613549
Related Publication 20230187486A1 · Jun 15, 2023
References Cited (44)
US 9525045B1 · Lee · 2016 [cited by examiner]
US 11605707B2 · Nakagawa · 2023 [cited by examiner]
US 20080073707A1 · Darwish · 2008 [cited by applicant]
US 20110039384A1 · Darwish · 2011 [cited by applicant]
US 20150214355A1 · Nakano · 2015 [cited by examiner]
US 20170077299A1 · Shimizu · 2017 [cited by examiner]
US 20180025910A1 · Ohashi · 2018 [cited by examiner]
US 20190035883A1 · Takeuchi · 2019 [cited by examiner]
CN 101536164A · 2009 [cited by applicant]
CN 105244381A · 2016 [cited by applicant]
JP 2000269499A · 2000 [cited by applicant]
JP 2001284584A · 2001 [cited by applicant]
JP 2007150082A · 2007 [cited by applicant]
JP 2008004686A · 2008 [cited by applicant]
JP 2008294210A · 2008 [cited by applicant]
JP 2010505270A · 2010 [cited by applicant]
JP 2014038966A · 2014 [cited by applicant]
JP 2014175314A · 2014 [cited by applicant]
JP 2015026727A · 2015 [cited by applicant]
JP 2015079894A · 2015 [cited by applicant]
JP 2016225455A · 2016 [cited by applicant]
JP 2017055003A · 2017 [cited by applicant]
JP 2017055005A · 2017 [cited by applicant]
JP 2017079251A · 2017 [cited by applicant]
JP 2018014455A · 2018 [cited by applicant]
JP 2019161200A · 2019 [cited by applicant]
KR 1020090057976A · 2009 [cited by applicant]
WO 2008039459A1 · 2008 [cited by applicant]
WO 2014030589A1 · 2014 [cited by applicant]
WO 2014115253A1 · 2014 [cited by applicant]
WO 2015060441A1 · 2015 [cited by applicant]
WO 2016080322A1 · 2016 [cited by applicant]
German Office Action dated Oct. 27, 2023, issued in German patent application No. 112018003104.7 which is corresponding to this U.S. patent application, 23 pages. [cited by applicant]
Japanese Patent Office; Notice of Reasons for Refusal for Japanese Patent Application 2018-094956 (related application); Iwamoto, Tsutomu; Jun. 30, 2022; 6 pages. [cited by applicant]
Japanese Patent Office; Notice of Reasons for Refusal for Japanese Patent Application 2018-094957 (related application); Iwamoto, Tsutomu; Jun. 30, 2022; 8 pages. [cited by applicant]
Japanese Patent Office; Notice of Reasons for Refusal for Japanese Patent Application 2018-094957 (related application); Iwamoto, Tsutomu; Dec. 22, 2022; 9 pages. [cited by applicant]
PCT: International Preliminary Report on Patentability of PCT/JP2018/019137; Nov. 28, 2019; 14 pages. [cited by applicant]
PCT: International Search Report and Written Opinion of PCT/JP2018/019137; Jul. 31, 2018; 9 pages. [cited by applicant]
Japanese Notice of Reasons for Refusal issued Mar. 28, 2024 in corresponding Japanese Patent Application No. 2022-205757, 11 pages. [cited by applicant]
Chinese Office Action issued Aug. 31, 2023, in corresponding Chinese Application No. 201880032670.8, 8pp. [cited by applicant]
Decision of Refusal dated Jan. 23, 2025 corresponding to Japanese patent application No. 2023-079502 (6 pages; with English translation). [cited by applicant]
Chinese Office Action issued May 24, 2024 in corresponding Chinese Patent Application No. 201880032670.8, 7 pages. [cited by applicant]
Japanese Notice of Reasons for Refusal issued Jul. 11, 2024 in corresponding Japanese Patent Application No. 2023-079502, 12 pages. [cited by applicant]
Notice of Reasons for Refusal dated Jul. 24, 2025 in corresponding Japanese patent application No. 2024-167909 (11 pages; with English translation). [cited by applicant]