IP Library › Granted Patent US 12,487,401
Granted Patent B2
US 12,487,401 · App. 18/320,967 · Granted Dec 2, 2025

Photonic integrated circuit including optical absorber for terminal end of waveguide

Inventor: Yusheng Bian (Ballston Lake, NY)
Assignee: GlobalFoundries U.S. Inc.
G02B6/1228G02B6/13G02B2006/12126
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,487,401
App. No.
18/320,967
Granted
Dec 2, 2025
Kind
B2
Abstract

A photonic integrated circuit (PIC) includes a waveguide in or over a semiconductor substrate. The waveguide has a terminal end. The PIC also includes an optical absorber having a curved shape adjacent to opposing sides and an endwall of the terminal end of the waveguide, i.e., it surrounds the terminal end of the waveguide. The optical absorber is multi-layered and includes a light absorbing layer. The light absorbing layer may include germanium or a vanadate. The optical absorber terminates or attenuates any stray optical signals from the waveguide while maintaining low back reflection.

Claims (27)

1 . A photonic integrated circuit (PIC), comprising:

a waveguide in or over a semiconductor substrate, the waveguide having a terminal end; and

an optical absorber having a curved shape adjacent to opposing sides and an endwall of the terminal end of the waveguide, the optical absorber is multi-layered and includes a light absorbing layer,

wherein the optical absorber has a U-shape having a pair of legs extending from a bight portion, and the terminal end of the waveguide is aimed into the bight portion.

2 . The PIC of claim 1 , wherein the optical absorber includes the light absorbing layer over a silicon layer and the light absorbing layer includes one of germanium and a vanadate.

3 . The PIC of claim 2 , wherein the germanium of the optical absorber includes one of crystalline germanium, polycrystalline germanium and amorphous germanium, or the vanadate of the optical absorber includes one of calcium vanadate and strontium vanadate.

4 . The PIC of claim 1 , wherein the light absorbing layer is segmented along a length of the optical absorber.

5 . The PIC of claim 1 , wherein the pair of legs flare outwardly away from the waveguide near respective ends thereof.

6 . The PIC of claim 1 , wherein the optical absorber includes a pair of nested optical absorbers, each optical absorber having the curved shape surrounding the terminal end of the waveguide, each optical absorber includes the light absorbing layer over a silicon layer.

7 . The PIC of claim 1 , wherein the waveguide has a tapering width along a length thereof, the terminal end having a smallest width.

8 . The PIC of claim 7 , wherein the waveguide has a layout chosen from a group comprising: a solid peg layout, a segmented fishbone layout and a combination peg and segmented fishbone layout.

9 . The PIC of claim 1 , wherein the waveguide has a sinusoidal path along a portion of a length thereof.

10 . The PIC of claim 1 , wherein the semiconductor substrate includes a semiconductor-on-insulator (SOI) substrate including a semiconductor layer over a buried insulator layer over a base semiconductor layer, and further comprising an undercut in the base semiconductor layer under the waveguide.

11 . The PIC of claim 1 , wherein the semiconductor substrate includes a semiconductor-on-insulator (SOI) substrate including a semiconductor layer over a buried insulator layer over a base semiconductor layer, and wherein the waveguide includes one of: silicon in a semiconductor layer; silicon nitride over silicon in the semiconductor layer; silicon nitride above the semiconductor layer; amorphous silicon in the semiconductor layer; polysilicon above the semiconductor layer; and polysilicon over silicon in the semiconductor layer.

12 . The PIC of claim 1 , wherein the waveguide includes a first portion of one of silicon and silicon nitride and a second portion of the light absorbing layer positioned at least over the first portion or under the first portion.

13 . The PIC of claim 12 , wherein the silicon of the waveguide has a tapering width along a length thereof with the terminal end having a smallest width of the silicon, and the light absorbing layer of the waveguide has an enlarging width along a length thereof with the terminal end having a largest width of the light absorbing layer.

14 . A photonic integrated circuit (PIC), comprising:

a waveguide in or over a semiconductor substrate, the waveguide including a first portion of one of silicon and silicon nitride and a second portion of germanium positioned at least over the first portion or under the first portion, and wherein the waveguide is linear and has a terminal end; and

an optical absorber having a curved shape surrounding the terminal end of the waveguide, the optical absorber includes a light absorbing layer over a silicon layer, wherein the light absorbing layer includes one of germanium and a vanadate.

15 . The PIC of claim 14 , wherein the first portion of the waveguide has a tapering width along a length thereof with the terminal end having a smallest width of the first portion, and the second portion of the waveguide has an enlarging width along a length thereof with the terminal end having a largest width of the second portion.

16 . The PIC of claim 14 , wherein the germanium of the optical absorber includes one of crystalline germanium, polycrystalline germanium and amorphous germanium, or the vanadate of the optical absorber includes one of calcium vanadate and strontium vanadate.

17 . The PIC of claim 14 , wherein the optical absorber has a U-shape having a pair of legs extending from a bight portion, wherein the terminal end of the waveguide is aimed into the bight portion, and wherein the pair of legs flare outwardly away from the waveguide near respective ends thereof.

18 . The PIC of claim 14 , wherein the optical absorber includes a pair of nested optical absorbers, each optical absorber having the curved shape surrounding the terminal end of the waveguide, each optical absorber includes the light absorbing layer over the silicon layer.

19 . A method of forming a photonic integrated circuit (PIC), the method comprising:

forming a waveguide in or over a semiconductor substrate, wherein the waveguide is linear and has a terminal end; and

forming an optical absorber having a curved shape surrounding the terminal end of the waveguide, the optical absorber includes a light absorbing layer over a silicon layer, wherein the light absorbing layer includes one of germanium and a vanadate.

20 . The method of claim 19 , wherein the waveguide has a layout chosen from a group comprising: a solid peg layout, a segmented fishbone layout and a combination peg and segmented fishbone layout.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2023
From: BIAN, YUSHENG
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 063712/0994 →
Continuity (1)
Related Publication 20240385373A1 · Nov 21, 2024
References Cited (40)
US 2557110A · Jaynes · 1951 [cited by applicant]
US 2619538A · Grant · 1952 [cited by applicant]
US 6002514A · Barrett · 1999 [cited by examiner]
US 7116880B1 · Liu et al. · 2006 [cited by applicant]
US 8089285B2 · Hsu et al. · 2012 [cited by applicant]
US 8664047B2 · Lower et al. · 2014 [cited by applicant]
US 9075251B2 · Dwivedi et al. · 2015 [cited by applicant]
US 11163114B2 · Bian et al. · 2021 [cited by applicant]
US 20110064355A1 · Soma · 2011 [cited by examiner]
US 20120251041A1 · Ishikawa · 2012 [cited by examiner]
US 20130113968A1 · Lenchenkov et al. · 2013 [cited by applicant]
US 20170146735A1 · Evans · 2017 [cited by examiner]
US 20170322373A1 · Shi et al. · 2017 [cited by applicant]
US 20170345952A1 · Yashiki · 2017 [cited by examiner]
US 20210265513A1 · Bian et al. · 2021 [cited by applicant]
US 20210396929A1 · Bian et al. · 2021 [cited by applicant]
US 20220091331A1 · Bian · 2022 [cited by examiner]
US 20220350079A1 · Aboketaf et al. · 2022 [cited by applicant]
US 20240094465A1 · Bian · 2024 [cited by examiner]
Extended European Search Report for corresponding European patent application No. 23209360.9 dated Apr. 12, 2024, 8 pages. [cited by applicant]
Aboketaf et al., “Towards fully automated testing and characterization for photonic compact modeling on 300-mm wafer platform,” W6A.1, OFC 2021, OSA 2021, 3 pages. [cited by applicant]
Bian et al., “3D Integrated Laser Attach Technology on 300-mm Monolithic Silicon Photonics Platform,” 978-1-7281-5891-4/20, IEEE 2020, 2 pages. [cited by applicant]
Bian et al., “Towards low-loss monolithic silicon and nitride photonic building blocks in state-of-the-art 300mm CMOS foundry,” FW5D.2, Frontiers in Optics, Laser Science, OSA 2020, 2 pages. [cited by applicant]
Bian et al., “Monolithically integrated silicon nitride platform,” Th1A.46, OFC 2021, OSA 2021, 3 pages. [cited by applicant]
Bian et al., “Hybrid III-V laser integration on a monolithic silicon photonic platform,” M5A.2, OFC 2021, OSA 2021, 3 pages. [cited by applicant]
Bian et al., “Light manipulation in a monolithic silicon photonics platform leveraging 3D coupling and decoupling,” Frontiers in Optics, Laser Science, FTu6E.3.pdf, OSA 2020, 3 pages. [cited by applicant]
Bian et al., “3D silicon photonic interconnects and integrated circuits based on phase matching,” 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), 2279-84, 6 pages. [cited by applicant]
Bian et al., “3D Integrated Laser Attach Technology on 300-mm Monolithic CMOS Silicon Photonics Platform,” IEEE Journal of Selected Topics in Quantum Electronics, 29:8200519, May/Jun. 2023, 19 pages. [cited by applicant]
Chowdhury et al., “High Performance Avalanche Photodiode in a Monolithic Silicon Photonics Technology,” W3D.1, OFC 2022, Optica Publishing Group 2022, 3 pages. [cited by applicant]
Giewont et al., “300-mm Monolithic Silicon Photonics Foundry Technology,” IEEE Journal of Selected Topics in Quantum Electronics, 25:8200611, Sep./Oct. 2019, 12 pages. [cited by applicant]
Lockwood et al., “Optical Properties of Germanium Dots Self-Assembled on Porous TiO2 Templates,” ECS Transactions, 33:147-165, 2011, 20 pages. [cited by applicant]
Peng et al., “A CMOS Compatible Monolithic Fiber Attach Solution with Reliable Performance and Self-Alignment,” Th3l.4, OFC 2020, OSA 2020, 3 pages. [cited by applicant]
Rakowski et al., “45nm CMOS—Silicon Photonics Monolithic Technology (45CLO) for next-generation, low power and high speed optical interconnects,” T3H.3, OFC 2020, OSA 2020, 3 pages. [cited by applicant]
Shen et al., “Increasing the density of passive photonic-integrated circuits via nanophotonic cloaking,” Nature Communications, 7:13126, Nov. 2016, 9 pages. [cited by applicant]
Yakimov et al., “Electromodulated reflectance study of self-assembled Ge/Si quantum dots.” Nanoscale Research etters, 6:208, 2011, 5 pages. [cited by applicant]
Zhang et al., “Thin Germanium Waveguide-Array-Like Absorber Based on Localized Responance,” IEEE Photonics Journal, 14:4644605, Aug. 2022, 5 pages. [cited by applicant]
U.S. Appl. No. 17/525,293, filed Nov. 12, 2021, entitled Photonic Chip Security Structure, 24 pages. [cited by applicant]
U.S. Appl. No. 17/525,327, filed Nov. 12, 2021, entitled Bragg Reflector for Photonic Chip Security Structure, 37 pages. [cited by applicant]
U.S. Appl. No. 17/807,275, filed Jun. 16, 2022, entitled Photonic Integrated Circuit Including Passive Optical Guard, 36 pages. [cited by applicant]
U.S. Appl. No. 18/084,921, filed Dec. 20, 2022, entitled Photodetectors with a Tapered Interface, 29 pages. [cited by applicant]