IP Library Granted Patent US 12,490,608
Granted Patent B2
US 12,490,608 · App. 18/434,297 · Granted Dec 2, 2025

Display device

Inventors: Byung Sun Kim (Yongin-si, KR); Sun Ja Kwon (Yongin-si, KR); Yang Wan Kim (Yongin-si, KR); Hyun Ae Park (Yongin-si, KR); Su Jin Lee (Yongin-si, KR); Jae Yong Lee (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H10K59/131G09G3/3233H10K59/124G09G2300/043G09G2300/0809G09G2300/0819G09G2300/0842G09G2300/0861G09G2310/0291
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,490,608
App. No.
18/434,297
Granted
Dec 2, 2025
Kind
B2
Abstract

A display device includes a substrate having a pixel area and a peripheral area, a plurality of pixels disposed on the substrate in the pixel area, a plurality of data lines that supply a plurality of data signals to the pixels, a plurality of scan lines that supply a plurality of scan signals to the pixels, a plurality of power supply lines that supply a first voltage to the pixels, and first through third insulating layers. The first insulating layer is disposed on the substrate, the second insulating layer is disposed on the first insulating layer, and the third insulating layer is disposed on the second insulating layer. The scan lines are disposed below the third insulating layer on the substrate in the pixel area, and are disposed on the third insulating layer in the peripheral area.

Claims (69)

1 . A display device, comprising:

a substrate comprising a pixel area and a peripheral area;

a plurality of pixels disposed on the substrate in the pixel area;

first to third layers sequentially stacked on the substrate;

a plurality of data lines extending from the pixel area to the peripheral area;

a plurality of scan lines, each of the scan lines comprises a first scan line disposed in the pixel area and a second scan line disposed in the peripheral area;

a plurality of first data lines disposed in the peripheral area, the first data lines are connected to some of the data lines in the peripheral area;

a plurality of second data lines disposed in the peripheral area, the second data lines are connected to other of the data lines in the peripheral area;

a plurality of first power supply lines disposed in the pixel area; and

a second power supply line connected to the first power supply lines, and disposed in the peripheral area, wherein

the second power supply line is disposed on the third layer,

the first and second data lines are disposed under the third layer, and

the first and the second data lines overlap at least a portion of the second power supply line in the peripheral area,

the first scan line is electrically connected to the second scan line, and

the second scan line overlaps at least a portion of the second power supply line in the peripheral area.

2 . The display device of claim 1 , wherein the first power supply lines are branched off from the second power supply line.

3 . The display device of claim 2 , wherein the first power supply lines are disposed on the same layer as the second power supply line.

4 . The display device of claim 1 , wherein the first data lines are disposed between the second layer and the third layer, and

the second data lines are disposed between the first layer and the second layer.

5 . The display device of claim 4 , wherein the data lines are disposed on the third layer.

6 . The display device of claim 4 , wherein the first data lines and the second data lines are alternately arranged with each other in a cross-sectional view such that the first data lines do not overlap the second data lines in the cross-sectional view.

7 . The display device of claim 1 , wherein the data lines are disposed on the same layer as the second power supply line.

8 . The display device of claim 1 , further comprising:

a fourth layer disposed on the third layer,

wherein

the second scan line is disposed on the fourth layer.

9 . The display device of claim 8 , wherein the second scan line is disposed on the second power supply line.

10 . The display device of claim 8 , wherein the first scan line is disposed under the fourth layer.

11 . The display device of claim 10 , wherein the first scan line is disposed under the data line.

12 . The display device of claim 8 , further comprising:

a plurality of emission control line, each of the emission control lines comprises a first emission control line disposed in the pixel area and a second emission control line disposed in the peripheral area, wherein

the first emission control line is electrically connected to the second emission control line, and

the second emission control line is disposed on the fourth layer.

13 . The display device of claim 12 , wherein the second emission control line overlaps at least a portion of the second power supply line in the peripheral area.

14 . The display device of claim 12 , wherein the scan lines and the emission control lines are alternately arranged with each other in the peripheral area.

15 . The display device of claim 12 , wherein the second emission control line is disposed on the same layer as the second scan line.

16 . A display device comprising:

a substrate comprising a pixel area and a peripheral area;

a plurality of pixels disposed on the substrate in the pixel area;

a plurality of scan lines, each of the scan lines comprises a first scan line disposed in the pixel area and a second scan line disposed in the peripheral area;

a plurality of first power supply lines disposed in the pixel area; and

a second power supply line connected to the first power supply lines, and disposed in the peripheral area, wherein

the first scan line is electrically connected to the second scan line,

the first scan line is disposed under the second power supply line,

the second scan line is disposed on the second power supply line, and

the second scan line overlaps at least a portion of the second power supply line in the peripheral area.

17 . The display device of claim 16 , further comprising:

a plurality of emission control line, each of the emission control lines comprises a first emission control line disposed in the pixel area and a second emission control line disposed in the peripheral area, wherein

the first emission control line is electrically connected to the second emission control line,

the first emission control line is disposed under the second power supply line, and

the second emission control line is disposed on the second power supply line.

18 . The display device of claim 17 , wherein the second emission control line overlaps at least a portion of the second power supply line in the peripheral area.

19 . The display device of claim 17 , wherein the scan lines and the emission control lines are alternately arranged with each other in the peripheral area.

20 . An electronic device, comprising:

a display device, wherein the display device comprises:

a substrate comprising a pixel area and a peripheral area;

a plurality of pixels disposed on the substrate in the pixel area;

first to third layers sequentially stacked on the substrate;

a plurality of data lines extending from the pixel area to the peripheral area;

a plurality of scan lines, each of the scan lines comprises a first scan line disposed in the pixel area and a second scan line disposed in the peripheral area;

a plurality of first data lines disposed in the peripheral area, the first data lines are connected to some of the data lines in the peripheral area;

a plurality of second data lines disposed in the peripheral area, the second data lines are connected to other of the data lines in the peripheral area;

a plurality of first power supply lines disposed in the pixel area; and

a second power supply line connected to the first power supply lines, and disposed in the peripheral area, wherein

the second power supply line is disposed on the third layer,

the first and second data lines are disposed under the third layer,

the first and the second data lines overlap at least a portion of the second power supply line in the peripheral area,

the first scan line is electrically connected to the second scan line, and

the second scan line overlaps at least a portion of the second power supply line in the peripheral area.

Priority Claims (1)
KR 10-2016-0061638 · May 19, 2016 · national
Continuity (3)
Continuation 17137742 · Dec 30, 2020
Continuation 15453794 · Mar 8, 2017
Related Publication 20240179976A1 · May 30, 2024
References Cited (76)
US 7646019B2 · Kimura · 2010 [cited by applicant]
US 7675233B2 · Lee · 2010 [cited by applicant]
US 7821040B2 · Seong et al. · 2010 [cited by applicant]
US 8138999B2 · Yamamoto et al. · 2012 [cited by applicant]
US 8153531B2 · Jung et al. · 2012 [cited by applicant]
US 9231000B2 · Ko et al. · 2016 [cited by applicant]
US 9691345B2 · Park et al. · 2017 [cited by applicant]
US 9735219B2 · An et al. · 2017 [cited by applicant]
US 9761731B2 · Long et al. · 2017 [cited by applicant]
US 10088724B2 · Zhang et al. · 2018 [cited by applicant]
US 10134912B2 · Kimura et al. · 2018 [cited by applicant]
US 10886354B2 · Kim et al. · 2021 [cited by applicant]
US 20030122982A1 · Shin et al. · 2003 [cited by applicant]
US 20060145606A1 · Lee · 2006 [cited by applicant]
US 20070045626A1 · Murade · 2007 [cited by applicant]
US 20070103410A1 · Oh · 2007 [cited by applicant]
US 20070114530A1 · Kimura · 2007 [cited by applicant]
US 20080068307A1 · Kawabe · 2008 [cited by examiner]
US 20080230767A1 · Jung et al. · 2008 [cited by applicant]
US 20080291349A1 · Kim et al. · 2008 [cited by applicant]
US 20090072298A1 · Choi et al. · 2009 [cited by applicant]
US 20090102758A1 · Anzai et al. · 2009 [cited by applicant]
US 20090167647A1 · Yamamoto et al. · 2009 [cited by applicant]
US 20100302495A1 · Jeong et al. · 2010 [cited by applicant]
US 20120099036A1 · Chang · 2012 [cited by applicant]
US 20120105344A1 · Ko et al. · 2012 [cited by applicant]
US 20130120231A1 · Jo et al. · 2013 [cited by applicant]
US 20130295702A1 · Kwon · 2013 [cited by examiner]
US 20140049449A1 · Park et al. · 2014 [cited by applicant]
US 20140175977A1 · Yoon et al. · 2014 [cited by applicant]
US 20140232007A1 · Kasai et al. · 2014 [cited by applicant]
US 20140239270A1 · Ko et al. · 2014 [cited by applicant]
US 20150008400A1 · Kim · 2015 [cited by applicant]
US 20150015468A1 · Ko · 2015 [cited by examiner]
US 20150187279A1 · Lee · 2015 [cited by examiner]
US 20150187862A1 · Kim · 2015 [cited by examiner]
US 20160005992A1 · Song et al. · 2016 [cited by applicant]
US 20160035284A1 · Jung et al. · 2016 [cited by applicant]
US 20160035814A1 · Jin et al. · 2016 [cited by applicant]
US 20160054836A1 · Wu et al. · 2016 [cited by applicant]
US 20160155859A1 · Kimura et al. · 2016 [cited by applicant]
US 20160187752A1 · Zhang et al. · 2016 [cited by applicant]
US 20160190166A1 · Kim · 2016 [cited by examiner]
US 20160291378A1 · Li et al. · 2016 [cited by applicant]
US 20160293771A1 · Long et al. · 2016 [cited by applicant]
US 20170330512A1 · Zhou · 2017 [cited by examiner]
US 20170337873A1 · Kim et al. · 2017 [cited by applicant]
US 20210134933A1 · Kim et al. · 2021 [cited by applicant]
CN 103247660 · 2013 [cited by applicant]
CN 104022122 · 2014 [cited by applicant]
CN 104253159 · 2014 [cited by applicant]
CN 104536226 · 2015 [cited by applicant]
JP 2006235612 · 2006 [cited by applicant]
JP 2009157019 · 2009 [cited by applicant]
JP 2011017821 · 2011 [cited by applicant]
KR 1020060080505 · 2006 [cited by applicant]
KR 100836472 · 2008 [cited by applicant]
KR 20080049551 · 2008 [cited by applicant]
KR 1020080049551 · 2008 [cited by applicant]
KR 1020110025604 · 2011 [cited by applicant]
KR 1020140024191 · 2014 [cited by applicant]
KR 1020140108023 · 2014 [cited by applicant]
KR 101605008 · 2016 [cited by applicant]
Final Office Action Dated Dec. 4, 2019 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Final Office Action Dated Apr. 9, 2019 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Notice of Allowance Dated Dec. 2, 2020 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Notice of Allowance Dated Aug. 25, 2020 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Office Action Dated Oct. 30, 2018 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Office Action Dated Mar. 10, 2020 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Office Action Dated Jun. 28, 2018 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Office Action Dated Aug. 6, 2019 in Corresponding U.S. Appl. No. 15/453,794. [cited by applicant]
Notice of Allowance Dated Oct. 23, 2023 in Corresponding U.S. Appl. No. 17/137,742. [cited by applicant]
Office Action Dated Jun. 26, 2023 in Corresponding U.S. Appl. No. 17/137,742. [cited by applicant]
Final Office Action Dated Jan. 19, 2023 in Corresponding U.S. Appl. No. 17/137,742. [cited by applicant]
Final Office Action Dated Feb. 18, 2022 in Corresponding U.S. Appl. No. 17/137,742. [cited by applicant]
Office Action Dated Aug. 8, 2022 in Corresponding U.S. Appl. No. 17/137,742. [cited by applicant]