IP Library Granted Patent US 12,512,059
Granted Patent B2
US 12,512,059 · App. 18/886,305 · Granted Dec 30, 2025

Display device

Inventor: Jaeyong You (Paju-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3233G09G3/3266G09G3/3291G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,512,059
App. No.
18/886,305
Granted
Dec 30, 2025
Kind
B2
Abstract

A display device includes a display panel on which gate lines, data lines and subpixels are disposed; a gate driving circuit which drives the gate lines; and a data driving circuit which drives the data lines. Each of the subpixels includes: a light emitting device; a second transistor which has a first node, a second node that is a gate node, and a third node electrically connected to the light emitting device, and drives the light emitting device; a first transistor electrically connected between the third node and the data line; a third transistor electrically connected between the first node and the second node; and a fourth transistor electrically connected between the third node and the light emitting device. The third transistor performs a turn-off operation later than the first transistor, so that a voltage applied to the third node is transmitted to the second node via the first node.

Claims (52)

1 . A display device, comprising:

a display panel on which a plurality of gate lines, a plurality of data lines and a plurality of subpixels are disposed; and

a gate driving circuit that, in operation, outputs a plurality of gate signals to the plurality of gate lines;

wherein each of the plurality of subpixels includes:

a light emitting device;

a driving transistor that, in operation, drives the light emitting device;

wherein the plurality of gate signals include a plurality of scan signals and at least one emission signal, which are respectively applied to different gate lines of the plurality of gate lines, and

wherein the display panel is driven in a frame including a refresh period and a holding period in accordance with whether a data voltage is applied to the light emitting device in the subpixels,

wherein the refresh period includes an initialization period, a sampling period, an additional sampling period, a programming period and a light emission period; and

the holding period includes the light emission period.

2 . The display device of claim 1 , wherein the driving transistor is an N-type transistor.

3 . The display device of claim 1 , wherein the plurality of scan signal includes a first scan signal and a second scan signal, and

wherein the first scan signal and the second scan signal have different turn-on times.

4 . The display device of claim 3 , wherein the first scan signal and the second scan signal have different pulse widths.

5 . The display device of claim 1 , each of the plurality of subpixels further includes:

at least one switching transistor including an oxide semiconductor material.

6 . The display device of claim 5 , wherein the at least one switching transistor includes:

a first transistor electrically connected between a first electrode of the driving transistor and a data line, which, in operation, receives the second scan signal through a first gate electrode; and

a third transistor electrically connected between a second electrode of the driving transistor and a gate electrode of the driving transistor, which, in operation, receives the first scan signal through a third gate electrode.

7 . The display device of claim 3 , wherein a pulse width of the first scan signal is shorter than a pulse width of the second scan signal.

8 . The display device of claim 6 , wherein the at least one emission signal includes a first light emission signal and a second light emission signal, and

wherein during the holding period, the first light emission signal and the second light emission signal have different waveforms.

9 . The display device of claim 8 , wherein the first light emission signal has a different waveform in the refresh period and the holding period.

10 . The display device of claim 9 , wherein, during the holding period, the first light emission signal is a turn on level.

11 . The display device of claim 8 , wherein the second light emission signal has a same waveform in the refresh period and the holding period.

12 . The display device of claim 8 , wherein, in operation, each of the plurality of subpixels receives an initialization voltage through an initialization voltage line during an initialization period.

13 . The display device of claim 12 , wherein each of the plurality of subpixels further includes:

a fourth transistor electrically connected between the driving transistor and the light emitting device, which, in operation, receives the at least one light emission signal through a fourth gate electrode;

a fifth transistor electrically connected between the driving transistor and a driving voltage line, which, in operation, receives the second light emission signal through a fifth gate electrode; and

a sixth transistor electrically connected between the light emitting device and the initialization voltage line, which, in operation, receives a first gate signal through a sixth gate electrode.

14 . The display device of claim 13 , wherein in operation:

the first transistor performs a turn-on operation during the sampling period;

the third transistor performs a turn-on operation during the initialization period;

the fourth transistor performs a turn-off operation during the initialization period, the sampling period and the additional sampling period; and

the fifth transistor performs a turn-off operation during the sampling period and the additional sampling period.

15 . The display device of claim 13 , wherein each of the plurality of subpixels further comprises a compensation capacitor connected to the first electrode of the driving transistor.

16 . The display device of claim 15 , wherein the compensation capacitor is further connected to the driving voltage line and, in operation, receives a high potential power supply voltage or is connected to the initialization voltage line and, in operation, receives the initialization voltage.

17 . A display device, comprising:

a display panel on which a plurality of gate lines, a plurality of data lines and a plurality of subpixels are disposed; and

a gate driving circuit that, in operation, outputs gate signals to the plurality of gate lines;

wherein each of the plurality of subpixels include:

a light emitting device;

a driving transistor that, in operation, drives the light emitting device; and

at least one switching transistor including an oxide semiconductor material;

wherein the driving transistor and the at least one switching transistor are N-type transistors, and

wherein the plurality of gate signals include a plurality of scan signals and at least one emission signal which are respectively applied to different gate lines of the plurality of gate lines,

wherein a refresh period includes an initialization period, a sampling period, an additional sampling period, a programming period and a light emission period; and

a holding period includes the light emission period.

18 . The display device of claim 17 , wherein:

the plurality of scan signals include a first scan signal and a second scan signal;

the at least one emission signals include a first light emission signal and a second light emission signal; and

the first scan signal, the second scan signal, the first light emission signal and the second light emission signal are respectively applied to different gate lines of the plurality of gate lines.

Priority Claims (1)
KR 10-2020-0179838 · Dec 21, 2020 · national
Continuity (3)
Continuation 18350688 · Jul 11, 2023
Continuation 17553727 · Dec 16, 2021
Related Publication 20250006130A1 · Jan 2, 2025
References Cited (21)
US 10373563B2 · Park et al. · 2019 [cited by applicant]
US 10388219B2 · Lee et al. · 2019 [cited by applicant]
US 10475381B2 · Yoon et al. · 2019 [cited by applicant]
US 10937370B2 · Son · 2021 [cited by applicant]
US 12118941B2 · You · 2024 [cited by examiner]
US 20120001896A1 · Han et al. · 2012 [cited by applicant]
US 20160351121A1 · Kim et al. · 2016 [cited by applicant]
US 20170092200A1 · Park et al. · 2017 [cited by applicant]
US 20180174553A1 · Bong et al. · 2018 [cited by applicant]
US 20190066580A1 · Xu · 2019 [cited by applicant]
US 20200160788A1 · Son · 2020 [cited by applicant]
US 20210091163A1 · Son · 2021 [cited by applicant]
US 20210193040A1 · Na · 2021 [cited by applicant]
US 20210201786A1 · Ma · 2021 [cited by applicant]
CN 107564475A · 2018 [cited by applicant]
CN 107564476A · 2018 [cited by applicant]
KR 20170039052A · 2017 [cited by applicant]
KR 20190040849A · 2019 [cited by applicant]
KR 20200057204A · 2020 [cited by applicant]
KR 20200062742A · 2020 [cited by applicant]
KR 20200071275A · 2020 [cited by applicant]