Method of manufacturing semiconductor chips having a side wall sealing
A method of manufacturing semiconductor chips having a side wall sealing is described. The method includes forming dicing trenches in a semiconductor wafer. The side walls of the dicing trenches are anodized to generate an anodic oxide layer at the side walls of the dicing trenches. Semiconductor chips are separated from the semiconductor wafer.
1 . A method of manufacturing semiconductor chips having a side wall sealing, the method comprising:
forming dicing trenches in a semiconductor wafer;
anodizing side walls of the dicing trenches to generate an anodic oxide layer at the side walls of the dicing trenches, wherein a temperature of an electrolyte during the anodizing is equal to or higher than 70° C.; and
separating the semiconductor chips from the semiconductor wafer.
2 . The method of claim 1 , further comprising:
implanting an n-type dopant or a p-type dopant into the side walls of the dicing trenches before anodizing.
3 . The method of claim 1 , further comprising:
implanting hydrogen into the side walls of the dicing trenches before anodizing.
4 . The method of claim 1 , further comprising:
illuminating the side walls of the dicing trenches during anodizing.
5 . The method of claim 1 , wherein the separating comprises:
thinning the semiconductor wafer after the anodizing, at a semiconductor wafer surface opposite the dicing trenches.
6 . The method of claim 1 , further comprising:
filling the dicing trenches with an organic resin after the anodizing.
7 . The method of claim 6 , wherein the separating comprises:
singulating the semiconductor chips by laser cutting through the organic resin.
8 . The method of claim 1 , further comprising:
depositing an electrode metal material or a solder material over the semiconductor wafer after the anodizing.
9 . The method of claim 1 , wherein forming the dicing trenches comprises blade dicing or plasma dicing.
10 . The method of claim 1 , further comprising:
generating a mask layer over the semiconductor wafer after forming the dicing trenches; and
patterning the mask layer to expose the dicing trenches,
wherein the anodizing of the side walls of the dicing trenches is performed by using the patterned mask layer.
11 . The method of claim 1 , further comprising:
generating a mask layer over the semiconductor wafer before forming the dicing trenches; and
patterning the mask layer to expose dicing trench streets of the semiconductor wafer,
wherein the dicing trenches are formed by plasma dicing by using the patterned mask layer,
wherein the anodizing of the side walls of the dicing trenches is performed by using the patterned mask layer.