IP Library › Granted Patent US 12,538,417
Granted Patent B2
US 12,538,417 · App. 18/278,967 · Granted Jan 27, 2026

Electronic substrate

Inventors: Heun Park (Seoul, KR); Kab Young Kim (Seoul, KR); Sang Young Lee (Seoul, KR)
Assignee: LG INNOTEK CO., LTD.
H05K1/0283H05K1/036H05K1/0393H05K1/111H05K1/115H05K1/189H05K2201/10015H05K2201/10022H05K2201/1003H05K2201/10037H05K2201/10098H05K2201/10151H05K2201/10166H05K2201/10174
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,538,417
App. No.
18/278,967
Granted
Jan 27, 2026
Kind
B2
Abstract

According to one embodiment of the present invention, an electronic substrate includes a base including a first surface and a second surface that is a surface opposite to the first surface, an electronic component disposed on the second surface of the base, and a line disposed on the second surface of the base and connected to the electronic component, wherein the base includes a frame region including a flexible material and a plurality of opening regions passing between the first surface and the second surface, and the electronic component and the line are disposed in the frame region.

Claims (43)

1 . An electronic substrate comprising:

a base including a first surface and a second surface that is a surface opposite to the first surface;

an electronic component disposed on the second surface of the base;

a line disposed on the second surface of the base and connected to the electronic component, and

a flexible substrate,

wherein

the base includes a frame region including a flexible material and a plurality of opening regions passing between the first surface and the second surface,

the electronic component and the line are disposed in the frame region,

the frame region includes an edge region disposed to surround the plurality of opening regions and an island region disposed between the plurality of opening regions,

the electronic component is disposed in the island region,

the line is disposed in the edge region, and

the flexible substrate is disposed between the island region and the electronic component.

2 . The electronic substrate of claim 1 , further comprising an adhesive layer disposed on the first surface.

3 . The electronic substrate of claim 1 , wherein the flexible material includes at least one among a silicone-based elastomer, a urethane-based elastomer, a styrene-based elastomer, and an olefin-based elastomer.

4 . The electronic substrate of claim 1 , wherein the electronic component includes at least one among a sensor, a capacitor, a resistor, an inductor, a transistor, an antenna, a diode, a battery, and a communication module.

5 . The electronic substrate of claim 1 , wherein a Young's modulus of the flexible substrate is greater than a Young's modulus of the island region.

6 . The electronic substrate of claim 1 , further comprising a circuit pattern disposed on the flexible substrate and connected to the electronic component.

7 . The electronic substrate of claim 1 , wherein the flexible substrate includes at least one among polyethylene terephthalate (PET), polyimide (PI), polyethersulfone (PES), and polyethylent naphthalate (PEN).

8 . The electronic substrate of claim 1 , wherein the flexible substrate includes polymer layers, metal layers disposed on some of the polymer layers, and a molding layer to mold the polymer layers and the metal layers.

9 . The electronic substrate of claim 8 , wherein the molding layer includes polydimethylsiloxane (PDMS) or polyurethane.

10 . The electronic substrate of claim 8 , wherein a Young's modulus of the polymer layer is greater than a Young's modulus of the molding layer.

11 . The electronic substrate of claim 8 , wherein the polymer layer includes a fiber mat or a mesh film.

12 . The electronic substrate of claim 8 , wherein a via is formed in the molding layer to electrically connect the metal layer and the electronic component.

13 . The electronic substrate of claim 1 , wherein the line includes a flexible electrode including a flexible material and a metal.

14 . The electronic substrate of claim 1 , wherein a width of one of the plurality of opening regions is greater than a width of the edge region and is less than a width of the island region.

15 . The electronic substrate of claim 14 , wherein a width of the edge region ranges from 10 μm to 1 mm.

16 . The electronic substrate of claim 1 , wherein a maximum width of one of the plurality of opening regions ranges from 100 μm to 10 mm.

17 . An electronic substrate comprising:

a base including a first surface and a second surface that is a surface opposite to the first surface;

an electronic component disposed on the second surface of the base; and

a line disposed on the second surface of the base and connected to the electronic component,

wherein

the base includes a frame region including a flexible material and a plurality of opening regions passing between the first surface and the second surface,

the electronic component and the line are disposed in the frame region, and

the line has a curved shape that is repeated in a predetermined pattern.

18 . An electronic substrate comprising:

a base including a first surface and a second surface that is a surface opposite to the first surface;

an electronic component disposed on the second surface of the base; and

a line disposed on the second surface of the base and connected to the electronic component,

wherein

the base includes a frame region including a flexible material and a plurality of opening regions passing between the first surface and the second surface,

the electronic component and the line are disposed in the frame region, and

the line includes a first pad, a second pad, and a connection part connecting the first pad and the second pad, and the connection part has a curved shape that is repeated in a predetermined pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2023
From: PARK, HEUN; KIM, KAB YOUNG; LEE, SANG YOUNG
To: LG INNOTEK CO., LTD.
Reel/Frame 064721/0635 →
Priority Claims (1)
KR 10-2021-0026518 · Feb 26, 2021 · national
Continuity (2)
Related Publication 20240138058A1 · Apr 25, 2024
Related Publication 20240237199A9 · Jul 11, 2024
References Cited (8)
US 10123424B1 · Lee · 2018 [cited by examiner]
US 20140124737A1 · Takei et al. · 2014 [cited by applicant]
US 20150282294A1 · Wakuda et al. · 2015 [cited by applicant]
US 20160363723A1 · Choi · 2016 [cited by examiner]
US 20200253043A1 · Dardona et al. · 2020 [cited by applicant]
KR 1020160020034A · 2016 [cited by applicant]
KR 1020200124461A · 2020 [cited by applicant]
KR 1020210018011A · 2021 [cited by applicant]