IP Library Granted Patent US 12,538,558
Granted Patent B2
US 12,538,558 · App. 17/107,091 · Granted Jan 27, 2026

Source/drain epitaxial structures for high voltage transistors

Inventors: Sung-Hsin Yang (Hsinchu, TW); Jung-Chi Jeng (Tainan, TW); Ru-Shang Hsiao (Jhubei, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H10D84/013H10D84/0158H10D84/038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,538,558
App. No.
17/107,091
Granted
Jan 27, 2026
Kind
B2
Abstract

The present disclosure describes a method for the formation of n-type and p-type epitaxial source/drain structures with substantially co-planar top surfaces and different depths across input/output (I/O) and non-I/O regions of a substrate. In some embodiments, the method includes forming fin structures and a planar portion on a substrate. The method also includes forming first gate structures on the fin structures and second gate structures on the planar portion. The method also includes etching the fin structures between the first gate structures to form first openings and etching the planar portion between the second gate structures to form second openings. Further, the method includes forming first epitaxial structures in the first openings and second epitaxial structures in the second openings, where top surfaces of the first and second epitaxial structures are substantially co-planar and bottom surfaces of the first and second epitaxial structures are not co-planar.

Claims (46)

1 . A method, comprising:

forming, on a substrate, a first region comprising fin structures;

forming, on the substrate, a second region comprising a planar portion with a first height;

forming, on the substrate, an isolation structure that covers a bottom portion of the fin structures and of the planar portion;

forming, on the fin structures, first gate structures spaced apart by a first pitch;

forming, on the planar portion, second gate structures spaced apart by a second pitch larger than the first pitch;

etching the fin structures between the first gate structures until top surfaces of the etched fin structures are co-planar with top surfaces of the isolation structure;

reducing the first height of the planar portion between the second gate structures to a second height;

forming first epitaxial structures on the etched fin structures; and

forming, on the etched planar portion, second epitaxial structures with top surfaces substantially co-planar with top surfaces of the first epitaxial structures.

2 . The method of claim 1 , wherein forming the first region comprises etching the substrate to form the fin structures.

3 . The method of claim 1 , wherein forming the second region comprises etching the substrate to form the planar portion.

4 . The method of claim 1 , wherein etching the fin structures comprises reducing a height of the fin structures below the second height.

5 . The method of claim 1 , wherein etching the fin structures comprises reducing a height of the fin structures above the second height.

6 . The method of claim 1 , wherein reducing the first height to the second height comprises etching the planar portion so that a top surface of the planar portion is above the isolation structure.

7 . The method of claim 1 , wherein reducing the first height to the second height comprises etching the planar portion so that a top surface of the planar portion is below the isolation structure.

8 . The method of claim 1 , wherein forming the first and the second epitaxial structures comprises forming the first epitaxial structures taller than the second epitaxial structures.

9 . The method of claim 1 , wherein forming the first and the second epitaxial structures comprises forming the first epitaxial structures shorter than the second epitaxial structures.

10 . A method, comprising:

forming, on a substrate, a first region comprising fin structures having a first width;

etching the substrate to form a planar portion in a second region, wherein the planar portion comprises top and sidewall surfaces above the substrate, the top surface of the planar portion is substantially co-planar with topmost surfaces of the fin structures, and the planar portion has a second width different from the first width;

forming first gate structures spaced apart by a first pitch on top and sidewall surfaces of the fin structures;

forming second gate structures spaced apart by a second pitch on the top and sidewall surfaces of the planar portion, wherein the second pitch is greater than the first pitch;

etching the fin structures between the first gate structures to form first openings;

etching the planar portion between the second gate structures to form second openings, wherein the second openings are larger than the first openings;

forming first epitaxial structures in the first openings; and

forming second epitaxial structures in the second openings, wherein top surfaces of the first and second epitaxial structures are substantially co-planar and bottom surfaces of the first and second epitaxial structures are not co-planar.

11 . The method of claim 10 , wherein etching the planar portion comprises forming the second openings with a substantially anisotropic etching process.

12 . The method of claim 10 , wherein etching the planar portion comprises forming the second openings with a sidewall angle of about 900 between sidewall and bottom surfaces of the second openings.

13 . The method of claim 10 , wherein etching the fin structures and the planar portion comprises forming the second openings with a height that is different from that of the first openings.

14 . A method, comprising:

concurrently forming fin structures in a first region and planar portions in a second region on a substrate, wherein the planar portions are wider than the fin structures and comprise top and sidewall surfaces above the substrate;

forming, on the substrate, an isolation structure surrounding sidewall surfaces of the fin structures and the sidewall surfaces of the planar portions, wherein top surfaces of the isolation structure in the first and second regions are coplanar;

forming first gate structures spaced apart by a first pitch on top and sidewall surfaces of the fin structures;

forming second gate structures spaced apart by a second pitch on the top and sidewall surfaces of the planar portions, wherein the second pitch is greater than the first pitch;

removing a portion of the fin structures between the first gate structures to form first openings such that top surfaces of a remaining portion of the fin structures are co-planar with the top surfaces of the isolation structure adjacent to the remaining portion;

removing a portion of the planar portions between the second gate structures to form second openings, wherein bottom surfaces of the first openings are at a level different from bottom surfaces of the second openings; and

epitaxially growing epitaxial structures in the first and second openings concurrently.

15 . The method of claim 14 , wherein epitaxially growing the epitaxial structures in the first and second openings concurrently comprises concurrently growing the epitaxial structures on the fin structures and the planar portions having substantially coplanar top surfaces.

16 . The method of claim 14 , wherein epitaxially growing the epitaxial structures in the first and second openings concurrently comprises:

growing first epitaxial structures having a first height on the fin structures; and

growing second epitaxial structures having a second height on the planar portions, wherein the second height is different from the first height.

17 . The method of claim 14 , wherein concurrently forming the first region and the second region comprises etching the substrate to form the fin structures and the planar portions.

18 . The method of claim 14 , wherein removing the portion of the planar portions comprises forming the second openings with a substantially anisotropic etching process.

19 . The method of claim 14 , wherein removing the portion of the planar portions comprises etching the planar portions so that top surfaces of the planar portions are above top surfaces of the fin structures.

20 . The method of claim 14 , wherein removing the portion of the planar portions comprises etching the planar portions so that top surfaces of the planar portions are below top surfaces of the fin structures.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 54526 FRAME 762. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 6, 2025
From: YANG, SUNG-HSIN; JENG, JUNG-CHI; HSIAO, RU-SHANG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073013/0302 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 3, 2020
From: YANG, SUNG-HSIN; JENG, JUNG-CHI; HSIAO, RU-SHANG
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 054526/0762 →
Continuity (2)
Provisional Application 63017306 · Apr 29, 2020
Related Publication 20210343596A1 · Nov 4, 2021
References Cited (56)
US 7015116B1 · Lo et al. · 2006 [cited by applicant]
US 8962400B2 · Tsai · 2015 [cited by examiner]
US 9093514B2 · Tsai et al. · 2015 [cited by applicant]
US 9093530B2 · Huang et al. · 2015 [cited by applicant]
US 9166024B2 · Hung · 2015 [cited by examiner]
US 9171929B2 · Lee et al. · 2015 [cited by applicant]
US 9214555B2 · Oxland et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9245805B2 · Yeh · 2016 [cited by examiner]
US 9324570B1 · Liou · 2016 [cited by examiner]
US 9418897B1 · Ching et al. · 2016 [cited by applicant]
US 9461044B1 · Chang et al. · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9548303B2 · Lee et al. · 2017 [cited by applicant]
US 9564489B2 · Yeo et al. · 2017 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 9601342B2 · Lee et al. · 2017 [cited by applicant]
US 9608116B2 · Ching et al. · 2017 [cited by applicant]
US 9627480B2 · Chou · 2017 [cited by examiner]
US 9812363B1 · Liao et al. · 2017 [cited by applicant]
US 9859380B2 · Lee et al. · 2018 [cited by applicant]
US 10043718B1 · Chen · 2018 [cited by examiner]
US 10121791B2 · Yu · 2018 [cited by examiner]
US 10256237B2 · Lee · 2019 [cited by examiner]
US 10672764B2 · Kim · 2020 [cited by examiner]
US 20120001238A1 · Tsai et al. · 2012 [cited by applicant]
US 20130049136A1 · Wahl · 2013 [cited by examiner]
US 20130122676A1 · Jeng · 2013 [cited by examiner]
US 20150091059A1 · Hung · 2015 [cited by examiner]
US 20150206955A1 · Kim · 2015 [cited by examiner]
US 20150380488A1 · Chou · 2015 [cited by examiner]
US 20160093537A1 · Chen · 2016 [cited by examiner]
US 20160133703A1 · Chang · 2016 [cited by examiner]
US 20170323831A1 · Jeong · 2017 [cited by examiner]
US 20180040618A1 · Lee et al. · 2018 [cited by applicant]
US 20180182756A1 · Lee · 2018 [cited by examiner]
US 20180211959A1 · Yu · 2018 [cited by examiner]
US 20190006351A1 · Zhou · 2019 [cited by applicant]
US 20190006392A1 · Liu · 2019 [cited by examiner]
US 20190067125A1 · Chiang et al. · 2019 [cited by applicant]
US 20190109217A1 · Lin et al. · 2019 [cited by applicant]
US 20190252376A1 · Kim · 2019 [cited by examiner]
US 20200091285A1 · Hafez et al. · 2020 [cited by applicant]
US 20200152461A1 · Kim · 2020 [cited by examiner]
US 20210343596A1 · Yang · 2021 [cited by examiner]
US 20220302114A1 · Chuang · 2022 [cited by examiner]
US 20220359684A1 · Hsiung · 2022 [cited by examiner]
CN 107068754A · 2017 [cited by applicant]
CN 108122775A · 2018 [cited by applicant]
CN 109427905A · 2019 [cited by applicant]
CN 110970365A · 2020 [cited by applicant]
CN 110970489A · 2020 [cited by applicant]
WO WO2020021913A1 · 2020 [cited by applicant]
Tan, Philip Beow Yew, et al., “Measuring STI Stress Effect on CMOS Transistor by Stepping through the Channel Width,” 2006 International RF and Microwave Conference Proceedings (Sep. 12-14, 2006), 3 pages. [cited by applicant]
Luo, Jie-Xin, et. al., “The Impact of Shallow-Trench-Isolation Mechanical Stress on the Hysteresis Effect of Partially Depleted Silicon-on-Insulator n-Type Metal-Oxide-Semiconductor Field Effects,” Chin.Phys.Lett. vol. … [cited by applicant]
Yang, Wenwei, et al., “Analysis of GIDL Dependence on STI-induced Mechanical Stress.” Institute of Microelectronics, Tsinghua University, Beijing, China, (2005), 4 pages. [cited by applicant]