IP Library › Granted Patent US 12,550,356
Granted Patent B2
US 12,550,356 · App. 17/603,849 · Granted Feb 10, 2026

Nitride semiconductor device and method for manufacturing same

Inventors: Hirotaka Otake (Kyoto, JP); Kentaro Chikamatsu (Kyoto, JP); Shinya Takado (Kyoto, JP); Kazuya Nagase (Kyoto, JP)
Assignee: ROHM CO. LTD.
H10D30/475H10D30/015H10D62/8503H10D64/251
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,550,356
App. No.
17/603,849
Granted
Feb 10, 2026
Kind
B2
Abstract

A nitride semiconductor device 1 includes a first nitride semiconductor layer 4 that constitutes an electron transit layer, a second nitride semiconductor layer 5 that is formed on the first nitride semiconductor layer and constitutes an electron supply layer, and a gate portion 20 that is formed on the second nitride semiconductor layer. The gate portion 20 includes a semiconductor gate layer 21 of a ridge shape that is formed on the second nitride semiconductor layer and is constituted of a nitride semiconductor containing an acceptor type impurity and a gate electrode 22 that is formed on the semiconductor gate layer. The semiconductor gate layer is constituted of a gate layer main body portion 211 that is formed on the second nitride semiconductor layer and an upper protruding portion 212 that is formed on a width intermediate portion of an upper surface of the gate layer main body portion, and the gate electrode is formed on a top surface of the upper protruding portion.

Claims (43)

1 . A nitride semiconductor device comprising:

a first nitride semiconductor layer that constitutes an electron transit layer;

a second nitride semiconductor layer that is formed on the first nitride semiconductor layer, is larger in bandgap than the first nitride semiconductor layer, and constitutes an electron supply layer; and

a gate portion that is formed on the second nitride semiconductor layer, wherein

the gate portion includes

a semiconductor gate layer of a ridge shape that is formed on the second nitride semiconductor layer and is constituted of a nitride semiconductor containing an acceptor type impurity, and

a gate electrode that is formed on the semiconductor gate layer,

the semiconductor gate layer is constituted of:

a gate layer main body portion that is formed on the second nitride semiconductor layer, and

an upper protruding portion that is formed on an upper surface of the gate layer main body portion,

the gate electrode is formed on a top surface of the upper protruding portion, and

the nitride semiconductor device further comprises:

a first dielectric film that covers a side surface of the upper protruding portion and the upper surface of the gate layer main body portion connected to a lower edge of the side surface; and

a second dielectric film that covers a side surface of the gate layer main body portion, an upper surface of the second nitride semiconductor layer, and a whole side surface of the first dielectric film.

2 . The nitride semiconductor device according to claim 1 , wherein

a source contact hole and a drain contact hole that penetrate through the second dielectric film in a thickness direction are formed in the second dielectric film, and

the nitride semiconductor device further comprises a source electrode and a drain electrode that penetrate through the source contact hole and the drain contact hole respectively and are in ohmic contact with the second nitride semiconductor layer.

3 . The nitride semiconductor device according to claim 1 , wherein a thickness of the upper protruding portion is thinner than a thickness of the gate layer main body portion.

4 . The nitride semiconductor device according to claim 1 , wherein a thickness of the upper protruding portion is thicker than a thickness of the gate layer main body portion.

5 . The nitride semiconductor device according to claim 1 , wherein

both side surfaces of the gate layer main body portion are inclined toward the gate electrode, and

both side surfaces of the upper protruding portion are inclined toward the gate electrode side.

6 . The nitride semiconductor device according to claim 5 , wherein an average inclination angle of the side surfaces of the gate layer main body portion differs from an average inclination angle of the side surfaces of the upper protruding portion.

7 . The nitride semiconductor device according to claim 1 , wherein upper surfaces of both side portions of the gate layer main body portion, that respectively connect lower edges of both side surfaces of the upper protruding portion and upper edges of the corresponding side surfaces of the gate layer main body portion, are inclined toward a center of the upper protruding portion.

8 . The nitride semiconductor device according to claim 1 , wherein the gate electrode is formed so as to cover the entire top surface of the upper protruding portion.

9 . The nitride semiconductor device according to claim 1 , wherein, in plan view, both side edges of a lower surface of the gate electrode are receded further inward than corresponding side edges of the top surface of the upper protruding portion.

10 . The nitride semiconductor device according to claim 1 , wherein

the first nitride semiconductor layer is constituted of a GaN layer,

the second nitride semiconductor layer is constituted of an Al x Ga 1-x N (0<x≤1) layer, and

the semiconductor gate layer is constituted of a p type GaN layer.

11 . The nitride semiconductor device according to claim 1 , wherein, if the semiconductor gate layer is deemed to be a first semiconductor gate layer, a second semiconductor gate layer that is constituted of a nitride semiconductor with a larger bandgap than the first semiconductor gate layer is interposed between the first semiconductor gate layer and the gate electrode.

12 . The nitride semiconductor device according to claim 10 , wherein, if the semiconductor gate layer is deemed to be a first semiconductor gate layer,

a second semiconductor gate layer that is constituted of a nitride semiconductor is interposed between the first semiconductor gate layer and the gate electrode, and

the second semiconductor gate layer is constituted of an Al y Ga 1-y N(0≤y<1, y≤x) layer.

13 . The nitride semiconductor device according to claim 1 , wherein the gate electrode is constituted of a single film that is any one of a Ti film, a TiN film, and a TiW film or of a composite film constituted of any combination of two or more of the films.

14 . The nitride semiconductor device according to claim 1 , further comprising a third dielectric film that is formed on an upper surface of the gate electrode.

15 . The nitride semiconductor device according to claim 1 , further comprising a third dielectric layer film that is formed on an upper surface of the gate electrode,

wherein a thickness of the third dielectric film is thicker than a thickness of the second dielectric film.

16 . The nitride semiconductor device according to claim 1 , wherein the first dielectric film and the second dielectric film are each constituted of a single film that is any one of an SiN film, an SiO 2 film, an SiON film, an Al 2 O 3 film, an AlN film, and an AlON film or of a composite film constituted of any combination of two or more of the films.

17 . The nitride semiconductor device according to claim 16 , wherein the first dielectric film and the second dielectric film are constituted of the same material.

18 . The nitride semiconductor device according to claim 16 , wherein the first dielectric film and the second dielectric layer film are constituted of different materials.

19 . The nitride semiconductor device according to claim 1 , further comprising a third dielectric film that is formed on an upper surface of the gate electrode,

wherein the second dielectric film covers an upper surface of the third dielectric film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2021
From: OTAKE, HIROTAKA; CHIKAMATSU, KENTARO; TAKADO, SHINYA; NAGASE, KAZUYA
To: ROHM CO., LTD.
Reel/Frame 057798/0961 →
Priority Claims (1)
JP 2019-077283 · Apr 15, 2019 · national
Continuity (1)
Related Publication 20220209001A1 · Jun 30, 2022
References Cited (30)
US 4994873A · Madan · 1991 [cited by applicant]
US 5182619A · Pfiester · 1993 [cited by applicant]
US 20080149965A1 · Kaibara et al. · 2008 [cited by applicant]
US 20100258843A1 · Lidow · 2010 [cited by examiner]
US 20130234153A1 · Lidow et al. · 2013 [cited by applicant]
US 20140091363A1 · Jeon et al. · 2014 [cited by applicant]
US 20140203288A1 · Hsiung · 2014 [cited by applicant]
US 20150295073A1 · Tomita et al. · 2015 [cited by applicant]
US 20170104091A1 · Tanaka · 2017 [cited by applicant]
US 20170365680A1 · Smith · 2017 [cited by applicant]
CN 103715240A · 2014 [cited by applicant]
CN 103972284A · 2014 [cited by applicant]
CN 104377241A · 2015 [cited by applicant]
CN 109148574A · 2019 [cited by applicant]
CN 109585545A · 2019 [cited by applicant]
JP 2008159681 · 2008 [cited by applicant]
JP 2014072528 · 2014 [cited by applicant]
JP 2015204304 · 2015 [cited by applicant]
JP 2017073506 · 2017 [cited by applicant]
TW 201044576A · 2010 [cited by applicant]
TW 201347177A · 2013 [cited by applicant]
TW 201905984A · 2019 [cited by applicant]
Office Action issued for Taiwanese Patent Application No. 109112322, dated Jan. 17, 2023, 42 pages including English machine translation. [cited by applicant]
Office Action issued on Sep. 8, 2023, in corresponding Taiwanese patent Application No. 109112322, 39 pages. [cited by applicant]
International Preliminary Report on Patentability issued for International Patent Application No. PCT/JP2020/009797, Date of mailing: Oct. 28, 2021, 14 pages including English translation. [cited by applicant]
Office Action issued for Taiwanese patent application No. 109112322, dated Oct. 6, 2022, 47 pages including English machine translation. [cited by applicant]
International Search Report and Written Opinion issued for International Patent Application No. PCT/JP2020/009797, Date of mailing: May 26, 2020, 10 pages including English translation of Search Report. [cited by applicant]
Office Action issued on Dec. 26, 2023, in corresponding Taiwanese patent application No. 109112322, 5 pages. [cited by applicant]
Japanese Office Action issued Mar. 14, 2024 in corresponding Japanese Patent Application No. 2021-514818, 9 pages. [cited by applicant]
Taiwanese Decision of Refusal for Reexamination issued May 29, 2024 in corresponding Taiwanese Patent Application No. 109112322, 21 pages. [cited by applicant]