IP Library › Granted Patent US 12,555,025
Granted Patent B2
US 12,555,025 · App. 17/095,976 · Granted Feb 17, 2026

Method and system for integrating field programmable analog array with artificial intelligence

Inventors: Gandhi Karuna K T (Chennai, IN); Veerendra Prasad Nettem (Chennai, IN); Nataraj Pinakapani (Chennai, IN); Saravanan K (Chennai, IN)
Assignee: HCL Technologies Limited
G06N20/00G06F7/57G06F30/367
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,555,025
App. No.
17/095,976
Granted
Feb 17, 2026
Kind
B2
Abstract

A method and system for integrating Field Programmable Analog Array (FPAA) with Artificial Intelligence (AI) is disclosed. In some embodiments, the method includes automatically creating, by an AI model, a function by auto connecting a first set of computation elements from a plurality of computational elements in an FPAA, in response to receiving an input. The method further includes receiving a feedback comprising a first accuracy level associated with the output. The method further includes automatically adjusting at least one of a plurality of control parameters to modify the function to generate an adjusted output corresponding to the input, based on the first accuracy level associated with the output.

Claims (62)

1 . A method for integrating Field Programmable Analog Array (FPAA) with Artificial Intelligence (AI), the method comprising:

automatically creating, by an AI model, a function by auto-connecting a first set of computation elements from a plurality of computational elements in the FPAA, in response to receiving an input, wherein the function generates an output associated with the input, and wherein the plurality of computational elements comprises at least one of a divider translinear circuit, an adder translinear circuit, a multiplier translinear circuit, a subtractor translinear circuit, or a logarithmic translinear circuit;

receiving, by the AI model, a feedback comprising a first accuracy level associated with the output; and

automatically adjusting, by the AI model, at least one of a plurality of control parameters to modify the function to generate an adjusted output corresponding to the input, based on the first accuracy level associated with the output,

wherein the plurality of control parameters corresponds to external environmental factors affecting performance of the FPAA in generating the output, and

wherein automatically adjusting the at least one of the plurality of control parameters comprises auto-connecting a second set of computation elements from the plurality of computational elements to compensate for the external environmental factors;

reconfiguring the FPAA, by the AI model, to apply a modified function based on the control parameters, wherein the control parameters are generated in response to ambient lighting conditions to adapt the configuration of the FPAA and maintain the output accuracy,

wherein the FPAA is a Field Programmable Translinear Array (FPTA); and

reprogramming the FPTA, by the AI model, to perform a task comprising identifying a visual attribute of an object, wherein the reprogramming maintains identification accuracy under non-ideal environmental conditions.

2 . The method of claim 1 , wherein the FPAA comprises each of the plurality of computational elements, and wherein each of the plurality of computational elements is configured to perform one of subtraction, addition, multiplication, division, or logarithmic computation.

3 . The method of claim 2 , wherein the FPAA and the AI model are implemented as at least one of a single integrated circuit, a co-processor, or an AI accelerator embedded in an integrated circuit.

4 . The method of claim 1 , further comprises training the AI model, wherein the training comprises:

receiving, by the AI model, a set of input data and an associated output data;

creating, by the AI model, a plurality of functions for each of the set of input data based on each of the set of input data and the output data; and

applying, by the AI model, each of the plurality of functions on the FPAA.

5 . The method of claim 4 , wherein creating the plurality of functions, further comprises:

receiving, by the AI model, a feedback based on an intermediate output generated corresponding to each of the set of input data;

comparing, by the AI model, the intermediate output, for each of the set of input data, with the output data to determine a second accuracy level of the intermediate output; and

incrementally adapting, by the AI model, the function based on the second accuracy level.

6 . A single integrated circuit, the single integrated circuit comprising:

a Field Programmable Analog Array (FPAA) comprising a plurality of computational elements; and

an Artificial Intelligence (AI) model including an AI learning engine, the AI model configured to:

automatically create a function by auto connecting a first set of computation elements from a plurality of computational elements in the FPAA, in response to receiving an input, wherein the function generates an output associated with the input, and wherein the plurality of computational elements comprises at least one of a divider translinear circuit, an adder translinear circuit, a multiplier translinear circuit, a subtractor translinear circuit, or a logarithmic translinear circuit;

receive a feedback comprising the first accuracy level associated with the output; and

automatically adjust at least one of a plurality of control parameters to modify the function to generate an adjusted output corresponding to the input, based on the first accuracy level associated with the output,

wherein the plurality of control parameters corresponds to external environmental factors affecting performance of the FPAA in generating the output, and

wherein automatically adjusting the at least one of the plurality of control parameters comprises auto-connecting a second set of computation elements from the plurality of computational elements to compensate for the external environmental factors;

reconfigure the FPAA to apply a modified function based on the control parameters, wherein the control parameters are generated in response to ambient lighting conditions to adapt the configuration of the FPAA and maintain the output accuracy,

wherein the FPAA is a Field Programmable Translinear Array (FPTA); and

reprogram the FPTA to perform a task comprising identifying a visual attribute of an object, wherein the reprogramming maintains identification accuracy under non-ideal environmental conditions.

7 . The single integrated circuit of claim 6 , wherein the FPAA comprises each of the plurality of computational elements, and wherein each of the plurality of computational elements is configured to perform one of subtraction, addition, multiplication, division, or logarithmic computation.

8 . The single integrated circuit of claim 7 , wherein the FPAA and the AI model are implemented as at least one of a single Integrated Circuit, a co-processor, or an AI accelerator embedded in an integrated circuit.

9 . The single integrated circuit of claim 6 , wherein the AI learning engine is configured to train the AI model based on a log database, and wherein training comprises:

receiving, by the AI model, a set of input data and an associated output data;

creating, by the AI model, a plurality of functions for each of the set of input data based on each of the set of input data and the output data; and

applying, by the AI model, each of the plurality of functions on the FPAA.

10 . The single integrated circuit of claim 9 , wherein the AI learning engine creates the plurality of functions by:

receiving, by the AI model, a feedback based on an intermediate output generated corresponding to each of the set of input data;

comparing, by the AI model, the intermediate output, for each of the set of input data, with the output data to determine the accuracy level of the intermediate output; and

incrementally adapting, by the AI model, the function based on the determined accuracy level.

11 . An Artificial Intelligence (AI) accelerator, the system comprising:

a Field Programmable Analog Array (FPAA) comprising a plurality of computational elements; and

an AI model including an AI learning engine, the AI model configured to:

automatically create a function by auto connecting a first set of computation elements from a plurality of computational elements in the FPAA, in response to receiving an input, wherein the function generates an output associated with the input, and wherein the plurality of computational elements comprises at least one of a divider translinear circuit, an adder translinear circuit, a multiplier translinear circuit, a subtractor translinear circuit, or a logarithmic translinear circuit;

receive a feedback comprising the first accuracy level associated with the output; and

automatically adjust at least one of a plurality of control parameters to modify the function to generate an adjusted output corresponding to the input, based on the first accuracy level associated with the output,

wherein the plurality of control parameters corresponds to external environmental factors affecting performance of the FPAA in generating the output, and

wherein automatically adjusting the at least one of the plurality of control parameters comprises auto-connecting a second set of computation elements from the plurality of computational elements to compensate for the external environmental factors:

reconfigure the FPAA to apply a modified function based on the control parameters, wherein the control parameters are generated in response to ambient lighting conditions to adapt the configuration of the FPAA and maintain the output accuracy,

wherein the FPAA is a Field Programmable Translinear Array (FPTA); and

reprogram the FPTA to perform a task comprising identifying a visual attribute of an object, wherein the reprogramming maintains identification accuracy under non-ideal environmental conditions.

12 . The AI accelerator of claim 11 , wherein the FPAA comprises each of the plurality of computational elements, and wherein each of the plurality of computational elements is configured to perform one of subtraction, addition, multiplication, division, or logarithmic computation.

13 . The AI accelerator of claim 12 , wherein the FPAA and the AI model are implemented as at least one of a single Integrated Circuit, a co-processor, or an AI accelerator embedded in a large integrated circuit.

14 . The AI accelerator of claim 11 , wherein the AI learning engine is configured to train the AI model based on a log database, and wherein training comprises:

receiving, via the AI model, a set of input data and an associated output data;

creating, via the AI model, a plurality of functions for each of the set of input data based on each of the set of input data and the output data; and

applying, via the AI model, each of the plurality of functions on the FPAA.

15 . The AI accelerator system of claim 11 , wherein the AI learning engine creates the plurality of functions by:

receiving, via the AI model, a feedback based on an intermediate output generated corresponding to each of the set of input data;

comparing, via the AI model, the intermediate output, for each of the set of input data, with the output data to determine the accuracy level of the intermediate output; and

incrementally adapting, via the AI model, the function based on the determined accuracy level.

16 . The AI accelerator of claim 11 , wherein the AI accelerator is embedded in an integrated circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2020
From: K.T., GANDHI KARUNA; NETTEM, VEERENDRA PRASAD; PINAKAPANI, NATARAJ; K, SARAVANAN
To: HCL TECHNOLOGIES LTD
Reel/Frame 054347/0259 →
Continuity (1)
Related Publication 20220108211A1 · Apr 7, 2022
References Cited (20)
US 5155802A · Mueller et al. · 1992 [cited by applicant]
US 5959871A · Pierzchala et al. · 1999 [cited by applicant]
US 10068667B2 · Peterson et al. · 2018 [cited by applicant]
US 20080294579A1 · Rapoport et al. · 2008 [cited by applicant]
US 20170206615A1 · Sloop · 2017 [cited by examiner]
US 20190201123A1 · Shelton, IV et al. · 2019 [cited by applicant]
US 20190227528A1 · Abbott et al. · 2019 [cited by applicant]
US 20200118224A1 · Cella · 2020 [cited by applicant]
US 20210158207A1 · Alsahlawi · 2021 [cited by examiner]
WO 2020028505A1 · 2020 [cited by applicant]
Farago, C. et al., “An evolutionary FPAA reconfiguration algorithm based on the open traveling salesman problem,” Acta Technica Napocensis, Electronics and Communications, vol. 56, No. 1 (2015) pp. 21-28. (Year: 2015). [cited by examiner]
Hasler, J. et al., “VMM + WTA embedded classifiers learning algorithm implemented on SoC FPAA devices,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 8, No. 1 (Mar. 2018) pp. 65-76. (Year: 2… [cited by examiner]
Ramakrishnan, S. et al., “Vector-matrix multiply and winner-take-all as an analog classifier,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 22, No. 2 (Feb. 2014) pp. 353-361. (Year: 2014). [cited by examiner]
Stoica, A. et al., “Evolvable hardware technique for on-chip automated reconfiguration of programmable devices,” Soft Computing, vol. 8 (2004) pp. 354-365. (Year: 2004). [cited by examiner]
Stein, M. et al., “Mitigating temperature impact on analog filters using a genetic algorithm on a continuous-time FPAA,” PRIME 2012; 8th Conf. on PhD. Research in Microelectronics & Electronics (Jul. 6, 2012) 4 pp. (Yea… [cited by examiner]
US 8,285,534, Oct. 9, 2012, Eunhee Kim (withdrawn) [cited by applicant]
Dean R. D'mello, “Design Approaches to Field-Programmable Analog Integrated Circuits”. [cited by applicant]
Michiel Steyaert, “Analog Circuit Design”. [cited by applicant]
Puxuan Dong, “Implementation of Artificial Neural Network for Real Time Applications Using Field Programmable Analog Arrays”. [cited by applicant]
D.N. Abramson, “A field-programmable analog array using translinear elements”. [cited by applicant]