IP Library Granted Patent US 12,567,679
Granted Patent B2
US 12,567,679 · App. 18/050,565 · Granted Mar 3, 2026

Circuit architectures for a differentially segmented aperture antenna

Inventors: Raphael J. Welsh (Powell, OH); Daniel A. Perkins (Lewis Center, OH); Daniel G. Loesch (Sunbury, OH); Douglas A. Thornton (Columbus, OH)
Assignee: Battelle Memorial Institute
H01Q21/061H01Q3/36H04B1/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,567,679
App. No.
18/050,565
Granted
Mar 3, 2026
Kind
B2
Abstract

In an approach to a system for a differentially segmented aperture (DSA) antenna includes protrusions arranged in an array, and pixels formed in an array, each pixel formed between two adjacent protrusions; and one or more signal chains, each including: transmit circuitry comprising digital-to-analog circuitry to generate an analog signal at a selected operating frequency based on a transmit digital signal representing the first analog signal to be transmitted to a target; receive circuitry comprising analog-to-digital circuitry to receive a second analog signal at the plurality of pixels of the DSA antenna, and to generate a receive digital signal representing the second analog signal; and pixel combiner circuitry to receive the first analog signal and control the pixels of the array with the first analog signal, and to receive analog signals from the pixels of the array and combine the analog signals to form an array analog receive signal.

Claims (37)

1 . A system, comprising:

a differentially segmented aperture (DSA) antenna comprising a plurality of protrusions arranged in an array, and a plurality of pixels formed in an array, each pixel formed between two adjacent protrusions; and

one or more signal chains, each signal chain of the one or more signal chains comprising:

transmit (Tx) circuitry comprising digital-to-analog (DAC) circuitry to generate a first analog signal at a selected operating frequency based on a transmit digital signal representing the first analog signal, the first analog signal to be transmitted by the DSA antenna to a target;

receive (Rx) circuitry comprising analog-to-digital (ADC) circuitry to receive, from the target, a second analog signal at the plurality of pixels of the DSA antenna, and to generate a receive digital signal representing the second analog signal; and

pixel combiner circuitry to receive the first analog signal and control the pixels of the array with the first analog signal, the pixel combiner circuitry also to receive a plurality of analog signals from the pixels of the array and combine the plurality of analog signals from the pixels of the array to form an array analog receive signal.

2 . The system of claim 1 , wherein each protrusion of the plurality of protrusions comprises a pyramid structure.

3 . The system of claim 1 , wherein a first subset of the pixels is grouped together to form a first sub-array of pixels.

4 . The system of claim 1 , wherein a second subset of the pixels being grouped together to form a second sub-array of pixels; and wherein the second sub-array of pixels further comprises group combiner circuitry to couple the second sub-array of pixels with a single signal chain of the one or more signal chains.

5 . The system of claim 1 , wherein each opposing face of each protrusion of the plurality of protrusions is connected to a different signal chain.

6 . The system of claim 1 , wherein the transmit circuitry and the Rx circuitry further comprises phase shift circuitry to generate a phase shift for the first analog signal to perform beam steering.

7 . The system of claim 1 , wherein the signal chains further comprise:

transmit amplifier circuitry to amplify the first analog signal with a first selected signal gain; and

receive amplifier circuitry to amplify received signals with a second selected signal gain.

8 . The system of claim 7 , further comprising:

a first combiner in the transmit circuitry coupled between the DAC circuitry and the transmit amplifier circuitry; and

a second combiner in the Rx circuitry coupled between the ADC circuitry and the receive amplifier circuitry.

9 . The system of claim 1 , wherein the one of more signal chains are processed in a differential mode, and further wherein the differential mode comprises maintaining a balanced pair of conductors.

10 . The system of claim 1 , further comprising switch circuitry to switch between the Tx circuitry and the Rx circuitry using time division multiplexing.

11 . The system of claim 1 , further comprising circulator circuitry to enable simultaneous Tx and Rx operations of the DSA antenna.

12 . The system of claim 1 , wherein pixels are grouped into one or more rows and one or more columns, with each row and each column receiving an individual signal chain, and further wherein each row and each column receiving the individual signal chain permits dynamic polarization transmission and reception, and beam steering in azimuth and elevation.

13 . A system, comprising:

a differentially segmented aperture (DSA) antenna comprising a plurality of protrusions arranged in an array, and a plurality of pixels formed in an array, each pixel formed between two adjacent protrusions; and

one or more signal chains, each signal chain of the one or more signal chains comprising:

transmit (Tx) circuitry comprising digital-to-analog (DAC) circuitry to generate a first analog signal at a selected operating frequency based on a transmit digital signal representing the first analog signal, the first analog signal to be transmitted by the DSA antenna to a target;

transmit amplifier circuitry to amplify the first analog signal with a first selected signal gain;

receive (Rx) circuitry comprising analog-to-digital (ADC) circuitry to receive, from the target, a second analog signal at the plurality of pixels of the DSA antenna, and to generate a receive digital signal representing the second analog signal;

receive amplifier circuitry to amplify received signals with a second selected signal gain;

pixel combiner circuitry to receive the first analog signal and control the pixels of the array with the first analog signal, the pixel combiner circuitry also to receive a plurality of analog signals from the pixels of the array and combine the plurality of analog signals from the pixels of the array to form an array analog receive signal; and

phase shift circuitry to generate a phase shift for the first analog signal to perform beam steering.

14 . The system of claim 13 , wherein each protrusion of the plurality of protrusions comprises a pyramid structure.

15 . The system of claim 13 , wherein a first subset of the pixels is grouped together to form a first sub-array of pixels.

16 . The system of claim 13 , wherein a second subset of the pixels is grouped together to form a second sub-array of pixels; and wherein the second sub-array of pixels further comprises group combiner circuitry to couple the second sub-array of pixels with a single signal chain of the one or more signal chains.

17 . The system of claim 13 , wherein each opposing face of each protrusion of the plurality of protrusions is connected to a different signal chain.

18 . The system of claim 13 , wherein the signal chain is processed in a differential mode, and further wherein the differential mode comprises maintaining a balanced pair of conductors.

19 . The system of claim 13 , wherein pixels are grouped into one or more rows and one or more columns, with each row and each column receiving an individual signal chain, and further wherein each row and each column receiving the individual signal chain permits dynamic polarization transmission and reception, and beam steering in azimuth and elevation.

20 . The system of claim 13 , further comprising circulator circuitry to enable simultaneous Tx and Rx operations of the DSA antenna.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2022
From: WELSH, RAPHAEL J.; PERKINS, DANIEL A.; LOESCH, DANIEL G.; THORNTON, DOUGLAS A.
To: BATTELLE MEMORIAL INSTITUTE
Reel/Frame 061589/0858 →
Continuity (2)
Provisional Application 63273349 · Oct 29, 2021
Related Publication 20230138769A1 · May 4, 2023
References Cited (18)
US 5933115A · Faraone et al. · 1999 [cited by applicant]
US 6621469B2 · Judd et al. · 2003 [cited by applicant]
US 8648759B2 · Wang et al. · 2014 [cited by applicant]
US 11533096B2 · Paramesh · 2022 [cited by examiner]
US 20060038732A1 · Deluca et al. · 2006 [cited by applicant]
US 20190154439A1 · Binder · 2019 [cited by applicant]
US 20200343927A1 · Welsh · 2020 [cited by examiner]
US 20210249782A1 · Angeletti et al. · 2021 [cited by applicant]
WO 2020219794A1 · 2020 [cited by applicant]
International Search Report and Written Opinion from corresponding PCT Appln. No. PCT/US2022/078843, dated Feb. 8, 2023. 10 pages. [cited by applicant]
G. D'amato, G. Avitabile, G. Coviello and C. Talarico, “A beam steering unit for active phased-array antennas based on FPGA synthesized delay-lines and PLLs,” 2015 International Conference on Synthesis, Modeling, Analys… [cited by applicant]
G. D'amato, G. Piccinni, G. Avitabile, G. Coviello and C. Talarico, “An integrated phase shifting frequency synthesizer for active electronically scanned arrays”, Proc. 21st Int. Symp. Design Diagnostics Electron. Circu… [cited by applicant]
G. D'amato, G. Avitabile, G. Coviello and C. Talarico, “Dds-Pll Phase Shifter Architectures for Phased Arrays: Theory and Techniques,” in IEEE Access, vol. 7, pp. 19461-19470, 2019, doi: 10.1109/ACCESS.2019.2895388. [cited by applicant]
G. D'amato, G. Avitabile, G. Coviello and C. Talarico, “Toward a novel architecture for beam steering of active phased array antennas,” 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), Ab… [cited by applicant]
International Search Report and Written Opinion of International Application No. PCT/US22/78841, mail date Mar. 14, 2023, 15 pages. [cited by applicant]
Adesh Panwar, et al., “FPGA Based Phase Gradient Controller for Phased Array Radar Antenna”, 11th International Radar Symposium India, NIMHANS Convention Centre, Bangalore, India, Dec. 2017, 4 pages. [cited by applicant]
International Preliminary Report on Patentability from corresponding PCT Appln. No. PCT/US2022/078841, dated May 10, 2024. 11 pages. [cited by applicant]
International Preliminary Report on Patentability from corresponding PCT Appln. No. PCT/US2022/078843, dated May 10, 2024. 8 pages. [cited by applicant]