IP Library › Granted Patent US 12,575,295
Granted Patent B2
US 12,575,295 · App. 17/921,329 · Granted Mar 10, 2026

Display panel, method for manufacturing the same, and display device

Inventors: Ning Liu (Beijing, CN); Qinghe Wang (Beijing, CN); Jun Liu (Beijing, CN); Hao Yin (Beijing, CN); Bin Zhou (Beijing, CN); Liangchen Yan (Beijing, CN)
Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd.; BOE Technology Group Co., Ltd.
H10K59/80522H10K50/11H10K59/1201H10K59/124
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,575,295
App. No.
17/921,329
Granted
Mar 10, 2026
Kind
B2
Abstract

Provided is a display panel. The display panel includes a substrate; and an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via; wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening.

Claims (40)

1 . A display panel, comprising:

a substrate; and

an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via;

wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening;

wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other.

2 . The display panel according to claim 1 , wherein center points of the at least two sub-openings are coincident.

3 . The display panel according to claim 1 , wherein a length of an edge of the opening is less than or equal to 5 μm, and an area of the opening is greater than or equal to 50 μm 2 .

4 . The display panel according to claim 1 , wherein an included angle between a sidewall of the first via and a surface, proximal to the substrate, of the insulating layer ranges from 80 degrees to 90 degrees.

5 . The display panel according to claim 1 , wherein the opening has more than four edges.

6 . The display panel according to claim 1 , further comprising:

an anode layer arranged in a same layer and made from a same material as the auxiliary electrode.

7 . The display panel according to claim 6 , further comprising:

a thin-film transistor electrically connected to the anode layer, and a cathode signal line electrically connected to the auxiliary electrode.

8 . The display panel according to claim 7 , wherein

the thin-film transistor comprises a first electrode electrically connected to the anode layer, the first electrode being one of a source electrode and a drain electrode; and

the display panel further comprises a metal light-shielding layer disposed on the substrate and electrically connected to the first electrode.

9 . The display panel according to claim 8 , further comprising:

a pixel defining layer disposed on a side, distal from the substrate, of the insulating layer, wherein the pixel defining layer is configured to define a plurality of pixel regions on the substrate and a non-pixel region disposed on a periphery of the pixel regions, the anode layer is disposed in the pixel regions, and the auxiliary electrode is disposed in the non-pixel region;

wherein the insulating layer is further provided with a second via in the non-pixel region, and the anode layer is electrically connected to the first electrode by the second via.

10 . A method for manufacturing a display panel, comprising:

providing a substrate; and

forming an insulating layer, an auxiliary electrode, a light-emitting layer, and a cathode layer on the substrate;

wherein the insulating layer is provided with a first via, the auxiliary electrode and the cathode layer are lapped with each other in the first via; and an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening;

wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other.

11 . A display device, comprising: a power supply assembly and a display panel, wherein power supply assembly is configured to supply power to the display panel, wherein the display panel comprises:

a substrate; and

an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via;

wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening;

wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other.

12 . The display device according to claim 11 , wherein center points of the at least two sub-openings are coincident.

13 . The display device according to claim 11 , wherein a length of an edge of the opening is less than or equal to 5 μm, and an area of the opening is greater than or equal to 50 μm 2 .

14 . The display device according to claim 11 , wherein an included angle between a sidewall of the first via and a surface, proximal to the substrate, of the insulating layer ranges from 80 degrees to 90 degrees.

15 . The display device according to claim 11 , wherein the opening has more than four edges.

16 . The display device according to claim 11 , wherein the display panel further comprises:

an anode layer arranged in a same layer and made from a same material as the auxiliary electrode.

17 . The display device according to claim 16 , wherein the display panel further comprises:

a thin-film transistor electrically connected to the anode layer, and a cathode signal line electrically connected to the auxiliary electrode.

18 . The display device according to claim 17 , wherein

the thin-film transistor comprises a first electrode electrically connected to the anode layer, the first electrode being one of a source electrode and a drain electrode; and

the display panel further comprises a metal light-shielding layer disposed on the substrate and electrically connected to the first electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2022
From: LIU, NING; WANG, QINGHE; LIU, JUN; YIN, HAO; ZHOU, BIN; YAN, LIANGCHEN
To: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 061533/0856 →
Priority Claims (1)
CN 202110419354.X · Apr 19, 2021 · national
Continuity (1)
Related Publication 20240389430A1 · Nov 21, 2024
References Cited (45)
US 20060113900A1 · Oh · 2006 [cited by applicant]
US 20140183483A1 · Kim et al. · 2014 [cited by applicant]
US 20160204171A1 · Lee et al. · 2016 [cited by applicant]
US 20170040347A1 · Seo · 2017 [cited by examiner]
US 20170133620A1 · Lee et al. · 2017 [cited by applicant]
US 20170278910A1 · Choi et al. · 2017 [cited by applicant]
US 20180122876A1 · Shim et al. · 2018 [cited by applicant]
US 20180122882A1 · Lee et al. · 2018 [cited by applicant]
US 20180226606A1 · Lee et al. · 2018 [cited by applicant]
US 20190221633A1 · Gai et al. · 2019 [cited by applicant]
US 20190229152A1 · Wang · 2019 [cited by applicant]
US 20200105789A1 · Fang et al. · 2020 [cited by applicant]
US 20210083190A1 · Qu et al. · 2021 [cited by applicant]
US 20210210004A1 · Zhai et al. · 2021 [cited by applicant]
US 20210210588A1 · Liu et al. · 2021 [cited by applicant]
US 20210367185A1 · Xiao · 2021 [cited by applicant]
US 20220093894A1 · Song et al. · 2022 [cited by applicant]
CN 1825614A · 2006 [cited by applicant]
CN 103296052A · 2013 [cited by applicant]
CN 103915479A · 2014 [cited by applicant]
CN 105789477A · 2016 [cited by applicant]
CN 106992198A · 2017 [cited by applicant]
CN 107230692A · 2017 [cited by applicant]
CN 108022953A · 2018 [cited by applicant]
CN 108417600A · 2018 [cited by examiner]
CN 108470749A · 2018 [cited by applicant]
CN 109103215A · 2018 [cited by applicant]
CN 109300917A · 2019 [cited by applicant]
CN 109411505A · 2019 [cited by applicant]
CN 109728054A · 2019 [cited by applicant]
CN 110112190A · 2019 [cited by applicant]
CN 110571361A · 2019 [cited by applicant]
CN 110890406A · 2020 [cited by applicant]
CN 110911585A · 2020 [cited by applicant]
CN 111584574A · 2020 [cited by applicant]
CN 112103326A · 2020 [cited by examiner]
CN 112310310A · 2021 [cited by applicant]
CN 112530301A · 2021 [cited by applicant]
CN 113130821A · 2021 [cited by applicant]
KR 20190081624A · 2019 [cited by examiner]
Cite the machine translation Ajiki H (CN-108417600-A). [cited by examiner]
Cite the machine translation Song Y (CN-112103326-A). [cited by examiner]
Cite the machine translation Junhyeon B (KR-20190081624-A). [cited by examiner]
CN202110419354.X first office action. [cited by applicant]
CN202110419354.X Notification to grant patent right for invention. [cited by applicant]