IP Library Granted Patent US 12,588,192
Granted Patent B2
US 12,588,192 · App. 18/219,229 · Granted Mar 24, 2026

Semiconductor device

Inventor: Kiseok Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H10B12/485H10B12/05H10B12/315H10B12/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,588,192
App. No.
18/219,229
Granted
Mar 24, 2026
Kind
B2
Abstract

A semiconductor device includes a substrate having at least one active region, the at least one active region being defined by an isolation layer, at least one word line extending in a first horizontal direction inside the substrate, the at least one word line crossing the at least one active region, at least one bit line extending in a second horizontal direction orthogonal to the first horizontal direction, the at least one bit line being at a higher vertical level than the at least one word line, and at least one direct contact electrically connecting the at least one bit line to the at least one active region, the at least one direct contact having a maximum width in a third horizontal direction, the third horizontal direction intersecting each of the first horizontal direction and the second horizontal direction at an acute angle.

Claims (40)

1 . A semiconductor device, comprising:

a substrate having at least one active region, the at least one active region being defined by an isolation layer;

at least one word line extending in a first horizontal direction inside the substrate, the at least one word line crossing the at least one active region;

at least one bit line extending in a second horizontal direction orthogonal to the first horizontal direction, the at least one bit line being at a higher vertical level than the at least one word line; and

at least one direct contact electrically connecting the at least one bit line to the at least one active region, the at least one direct contact having a maximum width in a third horizontal direction, the third horizontal direction intersecting each of the first horizontal direction and the second horizontal direction at an acute angle.

2 . The semiconductor device as claimed in claim 1 , wherein the at least one direct contact has an oval shape having a long axis extending in the third horizontal direction.

3 . The semiconductor device as claimed in claim 1 , wherein the at least one direct contact has a long axis extending in the third horizontal direction, a shape of the at least one direct contact including a first curve and a second curve recessed with respect to the long axis.

4 . The semiconductor device as claimed in claim 3 , wherein the first curve and the second curve meet on the long axis with a cusp.

5 . The semiconductor device as claimed in claim 3 , wherein the shape of the at least one direct contact further includes a third curve and a fourth curve recessed with respect to the long axis.

6 . The semiconductor device as claimed in claim 1 , wherein:

the third horizontal direction makes a first angle with the first horizontal direction, and

the at least one active region extends in a fourth horizontal direction intersecting at an acute angle with each of the first horizontal direction and the second horizontal direction, the fourth horizontal direction making a second angle greater than the first angle with the first horizontal direction.

7 . The semiconductor device as claimed in claim 1 , wherein:

the at least one active region includes a first impurity region and second impurity regions, the second impurity regions being separated from each other by the first impurity region, and

the at least one direct contact is electrically connected to the first impurity region, the first impurity region having a maximum width in the third horizontal direction.

8 . The semiconductor device as claimed in claim 1 , further comprising an extra pad on the at least one active region, the extra pad being electrically connected to the at least one active region.

9 . The semiconductor device as claimed in claim 1 , further comprising an additional direct contact separated from the at least one direct contact in a diagonal direction intersecting with the first horizontal direction and the second horizontal direction at an acute angle.

10 . A semiconductor device, comprising:

a substrate;

an isolation layer defining an active region in the substrate;

a word line crossing the active region in a first horizontal direction, the word line dividing the active region into a first impurity region and a second impurity region;

a bit line extending on the substrate in a second horizontal direction orthogonal to the first horizontal direction; and

a direct contact electrically connecting the bit line to the first impurity region, the direct contact having a long axis extending in a third horizontal direction intersecting with the first horizontal direction and the second horizontal direction, and a shape of the direct contact includes a first curve and a second curve that meet on the long axis.

11 . The semiconductor device as claimed in claim 10 , wherein the shape of the direct contact is an oval shape.

12 . The semiconductor device as claimed in claim 10 , wherein the first curve and the second curve are recessed with respect to the long axis.

13 . The semiconductor device as claimed in claim 10 , wherein the first curve and the second curve have a cusp on the long axis.

14 . The semiconductor device as claimed in claim 10 , wherein the shape of the direct contact further includes a third curve and a fourth curve, the first to fourth curves being recessed with respect to the long axis.

15 . The semiconductor device as claimed in claim 14 , wherein the first curve and the second curve, the second curve and the third curve, the third curve and the fourth curve, and the fourth curve and the first curve meet with a cusp, respectively.

16 . A semiconductor device, comprising:

a substrate;

an isolation layer in the substrate;

active regions defined by the isolation layer, each of the active regions including a first impurity region and second impurity regions, the second impurity regions being separated from each other by the first impurity region;

word lines extending in a first horizontal direction inside the substrate, each of the word lines crossing between the first impurity region and one of the second impurity regions;

bit lines extending in a second horizontal direction orthogonal to the first horizontal direction, the bit lines being at a higher vertical level than the word lines; and

direct contacts electrically connecting the bit lines to the first impurity regions, each of the direct contacts having a maximum width in a third horizontal direction intersecting with each of the first horizontal direction and the second horizontal direction at an acute angle,

wherein the first impurity region has a maximum width in the third horizontal direction.

17 . The semiconductor device as claimed in claim 16 , wherein each of the direct contacts has an oval shape having a long axis extending in the third horizontal direction.

18 . The semiconductor device as claimed in claim 16 , wherein the active regions extend in a fourth horizontal direction intersecting at an acute angle with the first horizontal direction and the second horizontal direction.

19 . The semiconductor device as claimed in claim 18 , wherein the third horizontal direction makes a first angle with the first horizontal direction, and the fourth horizontal direction makes a second angle greater than the first angle with the first horizontal direction.

20 . The semiconductor device as claimed in claim 16 , wherein the direct contacts are separated from each other in a diagonal direction intersecting with the first horizontal direction and the second horizontal direction at an acute angle.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2023
From: LEE, KISEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 064181/0591 →
Priority Claims (1)
KR 10-2022-0116631 · Sep 15, 2022 · national
Continuity (1)
Related Publication 20240098985A1 · Mar 21, 2024
References Cited (14)
US 8378499B2 · Hasunuma · 2013 [cited by applicant]
US 9214382B2 · Lee et al. · 2015 [cited by applicant]
US 9230612B2 · Park · 2016 [cited by applicant]
US 10685963B2 · Lee et al. · 2020 [cited by applicant]
US 11411010B2 · Seong et al. · 2022 [cited by applicant]
US 20220037330A1 · Huang et al. · 2022 [cited by applicant]
US 20230189504A1 · Park · 2023 [cited by examiner]
CN 111640749A · 2020 [cited by applicant]
KR 1020140028910A · 2014 [cited by applicant]
KR 1020150012943A · 2015 [cited by applicant]
KR 1020190131885A · 2019 [cited by applicant]
KR 102059863B1 · 2019 [cited by applicant]
KR 1020210032843A · 2021 [cited by applicant]
KR 1020210158258A · 2021 [cited by applicant]