IP Library Granted Patent US 12,588,573
Granted Patent B2
US 12,588,573 · App. 17/968,496 · Granted Mar 24, 2026

Semiconductor device

Inventors: Toru Sugiyama (Tokyo, JP); Akira Yoshioka (Yokohama Kanagawa, JP); Hung Hung (Kawasaki Kanagawa, JP); Yasuhiro Isobe (Tokyo, JP); Hitoshi Kobayashi (Yamato Kanagawa, JP); Tetsuya Ohno (Yokohama Kanagawa, JP); Naonori Hosokawa (Yokohama Kanagawa, JP); Masaaki Onomura (Setagaya Tokyo, JP); Masaaki Iwai (Yokohama Kanagawa, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
H01L23/49575H01L23/4952H10D1/47H10D1/68H10D8/25H10D30/475
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,588,573
App. No.
17/968,496
Granted
Mar 24, 2026
Kind
B2
Abstract

A semiconductor device includes a semiconductor package including an n-type channel normally-off transistor including a first electrode, a second electrode, and a first control electrode, a normally-on transistor including a third electrode electrically connected to the second electrode, a fourth electrode, and a second control electrode, a first diode including a first anode electrically connected to the second control electrode and a first cathode electrically connected to the third electrode, and a Zener diode including a second anode electrically connected to the first electrode and a second cathode electrically connected to the second electrode; a first terminal provided on the semiconductor package, the first terminal being electrically connected to the first electrode; a plurality of second terminals provided on the semiconductor package, the second terminals being electrically connected to the first electrode, and the second terminals being lined up in a first direction; a third terminal provided on the semiconductor package, the third terminal being electrically connected to the fourth electrode; a plurality of fourth terminals provided on the semiconductor package, the fourth terminals being electrically connected to the first control electrode; and a plurality of fifth terminals provided on the semiconductor package, the fifth terminals being electrically connected to the second control electrode, and the fifth terminals being lined up in the first direction.

Claims (24)

1 . A semiconductor device comprising:

a semiconductor package including a normally-off transistor, and a normally-on transistor;

a fourth terminal provided on the semiconductor package, the fourth terminal being electrically connected to the normally-off transistor; and

a fifth terminal provided on the semiconductor package, the fifth terminal being electrically connected to the normally-on transistor,

wherein a Kelvin connection is performed to the semiconductor device,

wherein parasitic oscillation is suppressed, and

wherein a temporal change in voltage due to switching occurred in an unintended form is controlled.

2 . The semiconductor device according to claim 1 , further comprising:

a chip resistor or a chip ferrite bead electrically connected to the fifth terminal.

3 . The semiconductor device according to claim 1 , further comprising:

a first chip diode electrically connected to the fifth terminal;

a second chip diode electrically connected to the fifth terminal; and

a chip resistor or a chip ferrite bead electrically connected to the second chip diode.

4 . The semiconductor device according to claim 1 , wherein a wiring is electrically connected to the fifth terminal.

5 . The semiconductor device according to claim 1 , wherein a capacitor is electrically connected to the fifth terminal.

6 . The semiconductor device according to claim 5 ,

wherein a resistor is connected to the fourth terminal and the capacitor, and

wherein a second diode is electrically connected to the fourth terminal.

7 . The semiconductor device according to claim 1 , further comprising:

a first diode electrically connected to the normally-on transistor.

8 . The semiconductor device according to claim 7 , wherein the semiconductor package further includes the first diode.

9 . The semiconductor device according to claim 7 , wherein the semiconductor device comprises the first diode outside the semiconductor package.

10 . The semiconductor device according to claim 1 , further comprising:

a Zener diode electrically connected to the normally-off transistor or the normally-on transistor.

Priority Claims (1)
JP 2020-153000 · Sep 11, 2020 · national
Continuity (2)
Continuation 17197107 · Mar 10, 2021
Related Publication 20230031562A1 · Feb 2, 2023
References Cited (29)
US 9048837B2 · Hirose et al. · 2015 [cited by applicant]
US 10163811B2 · Zhao · 2018 [cited by applicant]
US 11508647B2 · Sugiyama · 2022 [cited by examiner]
US 11658236B2 · Udrea · 2023 [cited by examiner]
US 20050231990A1 · Uno et al. · 2005 [cited by applicant]
US 20120087167A1 · Kuzumaki et al. · 2012 [cited by applicant]
US 20120262220A1 · Springett · 2012 [cited by applicant]
US 20150043116A1 · Weyers et al. · 2015 [cited by applicant]
US 20160211246A1 · Akiyama et al. · 2016 [cited by applicant]
US 20160247751A1 · Kinzer · 2016 [cited by applicant]
US 20180013415A1 · Ikeda et al. · 2018 [cited by applicant]
US 20200083882A1 · Eguchi et al. · 2020 [cited by applicant]
US 20200126962A1 · Kono · 2020 [cited by applicant]
US 20200220534A1 · Koyama et al. · 2020 [cited by applicant]
US 20200366199A1 · Ikeda · 2020 [cited by applicant]
CN 104347619A · 2015 [cited by applicant]
CN 110890881A · 2020 [cited by applicant]
CN 111415916A · 2020 [cited by applicant]
JP 2005310907A · 2005 [cited by applicant]
JP 2011010487A · 2011 [cited by applicant]
JP 2014512765A · 2014 [cited by applicant]
JP 2014229823A · 2014 [cited by applicant]
JP 2015061265A · 2015 [cited by applicant]
JP 2015228445A · 2015 [cited by applicant]
JP 2017118099A · 2017 [cited by applicant]
JP 2019029997A · 2019 [cited by applicant]
WO WO2015166523A1 · 2015 [cited by applicant]
WO 2017010554A1 · 2017 [cited by applicant]
WO WO2019065173A1 · 2019 [cited by applicant]