IP Library › Granted Patent US 12,591,801
Granted Patent B2
US 12,591,801 · App. 18/654,075 · Granted Mar 31, 2026

Non-transitory computer-readable recording medium storing simulation program, simulation method, and information processing device

Inventor: Jun Fujisaki (Kawasaki, JP)
Assignee: Fujitsu Limited
G06N10/70G06N10/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,591,801
App. No.
18/654,075
Granted
Mar 31, 2026
Kind
B2
Abstract

An information processing device configured to execute processing including: generating qubit information indicating a two-dimensional lattice in which data qubits and auxiliary qubits are alternately arranged in a row and column direction; setting, for the qubit information, error information indicating error occurrence in a first data qubit among the data qubits; setting, for the qubit information, error detection information by inverting, from an initial value, a state of an auxiliary qubit adjacent to the first data qubit in the row or column direction; setting, for the qubit information, error correction information indicating a second data qubit to be corrected by a surface code using the error detection information; and determining presence or absence of occurrence of a logical error, based on a number of data qubits each of which corresponds to any one of the first or second data qubit in one row or one column in the two-dimensional lattice.

Claims (40)

1 . A non-transitory computer-readable recording medium storing a simulation program of performing a simulation of surface code-based quantum error correction in a quantum computer by utilizing a classical computer, the simulation program comprising instructions which, when executed by a processor of the classical computer, cause the processor to execute processing comprising:

generating qubit information that indicates a two-dimensional lattice in which a plurality of data qubits and a plurality of auxiliary qubits are alternately arranged in each of a row direction and a column direction;

setting, for the qubit information, error information that indicates error occurrence in a first data qubit among the plurality of data qubits;

setting, for the qubit information, error detection information obtained by inverting, from an initial value, a state of an auxiliary qubit adjacent to the first data qubit in the row direction or the column direction;

setting, for the qubit information, error correction information that indicates a second data qubit to be subjected to error correction by a surface code based on the error detection information; and

determining presence or absence of occurrence of a logical error, wherein the determining includes:

identifying, from among the plurality of data qubits in the two-dimensional lattice, a set of data qubits within a single row or a single column in the two-dimensional lattice,

counting, within the identified set of data qubits, a number of inverted data qubits each of which corresponds to either the first data qubit or the second data qubit, but not both, and

determining that a logical error has occurred when the counted number of inverted data qubits is an odd number.

2 . The non-transitory computer-readable recording medium according to claim 1 , wherein,

the generating of the qubit information includes generating the qubit information that indicates the two-dimensional lattice in which a column in which auxiliary qubits for phase inversion error detection are arranged and a column in which auxiliary qubits for bit inversion error detection are arranged are alternately provided, and

the determining of the presence or absence of the occurrence of the logical error includes determining the presence or absence of the occurrence of the logical error caused by a phase inversion error, based on the data qubit number corresponding to the number obtained by counting the data qubits each of which corresponds to any one of the first data qubit or the second data qubit, each of the first data qubit and the second data qubit being a data qubit in one row or one column in a direction parallel to a boundary where the auxiliary qubits for bit inversion error detection are arranged among boundaries of four sides of the two-dimensional lattice.

3 . The non-transitory computer-readable recording medium according to claim 1 , wherein,

the generating of the qubit information includes generating the qubit information that indicates the two-dimensional lattice in which a column in which auxiliary qubits for phase inversion error detection are arranged and a column in which auxiliary qubits for bit inversion error detection are arranged are alternately provided, and

the determining of the presence or absence of the occurrence of the logical error includes determining the presence or absence of the occurrence of the logical error caused by a bit inversion error, based on the data qubit number corresponding to the number obtained by counting the data qubits each of which corresponds to any one of the first data qubit or the second data qubit in one row or one column in a direction parallel to a boundary where the auxiliary qubits for phase inversion error detection are arranged among boundaries of four sides of the two-dimensional lattice.

4 . The non-transitory computer-readable recording medium according to claim 1 , wherein,

the setting of the error information includes randomly determining the first data qubit, which generates an error, from among the plurality of data qubits based on a predetermined error occurrence rate, and

the setting of the error information, the setting of the error detection information, the setting of the error correction information, and the determination of the presence or absence of the occurrence of the logical error are repeatedly executed a predetermined number of times.

5 . The non-transitory computer-readable recording medium according to claim 4 , the processing further including

calculating a logical error occurrence rate based on a result of the determining of the presence or absence of the occurrence of the logical error the predetermined number of times.

6 . A simulation method implemented by a computer of performing a simulation of surface code-based quantum error correction in a quantum computer by utilizing the computer being a classical computer, the simulation method comprising:

generating qubit information that indicates a two-dimensional lattice in which a plurality of data qubits and a plurality of auxiliary qubits are alternately arranged in each of a row direction and a column direction;

setting, for the qubit information, error information that indicates error occurrence in a first data qubit among the plurality of data qubits;

setting, for the qubit information, error detection information obtained by inverting, from an initial value, a state of an auxiliary qubit adjacent to the first data qubit in the row direction or the column direction;

setting, for the qubit information, error correction information that indicates a second data qubit to be subjected to error correction by a surface code based on the error detection information; and

determining presence or absence of occurrence of a logical error, wherein the determining includes:

identifying, from among the plurality of data qubits in the two-dimensional lattice, a set of data qubits within a single row or a single column in the two-dimensional lattice,

counting, within the identified set of data qubits, a number of inverted data qubits each of which corresponds to either the first data qubit or the second data qubit, but not both, and

determining that a logical error has occurred when the counted number of inverted data qubits is an odd number.

7 . An information processing apparatus of performing a simulation of surface code-based quantum error correction in a quantum computer by utilizing the information processing apparatus being a classical computer, the information processing apparatus comprising:

a memory; and

a processor coupled to the memory, the processor being configured to perform processing including:

generating qubit information that indicates a two-dimensional lattice in which a plurality of data qubits and a plurality of auxiliary qubits are alternately arranged in each of a row direction and a column direction;

setting, for the qubit information, error information that indicates error occurrence in a first data qubit among the plurality of data qubits;

setting, for the qubit information, error detection information obtained by inverting, from an initial value, a state of an auxiliary qubit adjacent to the first data qubit in the row direction or the column direction;

setting, for the qubit information, error correction information that indicates a second data qubit to be subjected to error correction by a surface code based on the error detection information; and

determining presence or absence of occurrence of a logical error, wherein the determining includes:

identifying, from among the plurality of data qubits in the two-dimensional lattice, a set of data qubits within a single row or a single column in the two-dimensional lattice,

counting, within the identified set of data qubits, a number of inverted data qubits each of which corresponds to either the first data qubit or the second data qubit, but not both, and

determining that a logical error has occurred when the counted number of inverted data qubits is an odd number.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2024
From: FUJISAKI, JUN
To: FUJITSU LIMITED
Reel/Frame 067309/0569 →
Continuity (2)
Continuation PCTJP2021042807 · Nov 22, 2021
Related Publication 20240303527A1 · Sep 12, 2024
References Cited (19)
US 11568298B2 · Gidney · 2023 [cited by examiner]
US 20210019223A1 · Chamberland et al. · 2021 [cited by applicant]
US 20210035007A1 · Martinis · 2021 [cited by examiner]
US 20210124640A1 · Nickerson · 2021 [cited by examiner]
US 20210126652A1 · Delfosse · 2021 [cited by examiner]
US 20220028927A1 · Lauer · 2022 [cited by examiner]
US 20240086756A1 · Fujisaki · 2024 [cited by examiner]
JP 2014241484 · 2014 [cited by applicant]
JP 2020535690 · 2020 [cited by applicant]
WO 2019054990A1 · 2019 [cited by applicant]
Krinnersebastianetal:“Realizingrepeatedquantumerrorcorrectioninadistance-threesurfacecode”,vol. 605,No. 7911, Nov. 15, 2021(Nov. 15, 2021),pp. 669-674,XP093233827. [cited by examiner]
WIPO—International Search Report with English language translation and Written Opinion mailed on Feb. 8, 2022 for International Application No. PCT/JP2021/042807. [cited by applicant]
Y. Suzuki et al., “Efficient Simulation of Quantum Error Correction Under Coherent Error Based on the Nonunitary Free-Fermionic Formalism”, Physical Review Letters, vol. 119, Issue 19, American Physical Society, pp. 190… [cited by applicant]
C. Huang et al., “Alibaba Cloud Quantum Development Platform: Surface Code Simulations with Crosstalk”, arXiv:2002.08918v1 [quant-ph], [online], pp. 1-23, Feb. 21, 2020, [retrieved on Jan. 27, 2022], Internet: <URL: htt… [cited by applicant]
IBM—IBM Unveils Breakthrough 127-Qubit Quantum Processor, Nov. 16, 2021, https://newsroom.ibm.com/2021-11-16-IBM-Unveils-Breakthrough-127-Qubit-Quantum-Processor. [cited by applicant]
Krinner Sebastian et al., “Realizing Repeated Quantum Error Correction in a Distance-Three Surface Code”, Nature, [Online] vol. 605, No. 7911, Nov. 15, 2021 (Nov. 15, 2021), pp. 669-674, XP093233827. Cited in EESR dated… [cited by applicant]
Roffe Joschka, “Quantum Error Correction: An Introductory Guide”, Contemporary Physics., [Online] vol. 60, No. 3, Jul. 3, 2019 (Jul. 3, 2019), pp. 226-245, XP093233822. Cited in EESR dated Jan. 2, 2025 for corresponding… [cited by applicant]
EESR—The Extended European Search Report dated Jan. 2, 2025 for corresponding European Patent Application No. 21964844.1 [10 pages]. ** Non-Patent Literature by Huang cited in the EESR was previously submitted in the ID… [cited by applicant]
EPOA—Office Action of European Patent Application No. 21964844.1 dated Dec. 16, 2025. ** Non-patent literature by Krinner et al., discussed in the EPOA was previously submitted in the IDS filed on Jan. 7, 2025. [cited by applicant]