IP Library › Granted Patent US 12,596,653
Granted Patent B2
US 12,596,653 · App. 18/965,439 · Granted Apr 7, 2026

Memory migration and page fault avoidance

Inventors: Prashanth Prakash (Santa Clara, CA); Jerome Charles Jean Glisse (Sunnyvale, CA)
Assignee: Google LLC
G06F12/1009G06F12/0822
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,596,653
App. No.
18/965,439
Granted
Apr 7, 2026
Kind
B2
Abstract

Accessing information associated with a virtual memory address by receiving a virtual memory address, translating the virtual memory address into a nominal physical memory address, receiving the nominal physical memory address at a memory migrator, and using the memory migrator to determine an old physical memory address corresponding to the nominal physical memory address and access the information at the old physical memory address or a new physical memory address. The accessing operation may be performed as part of migrating the information from an old physical memory location corresponding the old physical memory address to a new physical memory location corresponding to the new physical memory address.

Claims (32)

1 . A method for accessing information associated with a virtual memory address comprising:

receiving a virtual memory address;

translating the virtual memory address into a nominal physical memory address;

receiving the nominal physical memory address at a memory migrator; and

using the memory migrator to determine an old physical memory address corresponding to the nominal physical memory address by direct association of the nominal physical memory address with the old physical memory address and to access the information at the old physical memory address.

2 . The method according to claim 1 , wherein the step of translating comprises using a page table to cross-reference the virtual memory address to the nominal physical memory address.

3 . The method according to claim 1 , wherein the memory migrator is located in a processor.

4 . The method according to claim 3 , wherein the virtual memory address is generated in the processor.

5 . The method according to claim 3 , wherein the virtual memory address is generated by a device external to the processor.

6 . The method according to claim 3 , wherein the nominal physical memory address is a new physical memory address indicating a location within a memory external to the processor.

7 . A system for accessing information associated with a virtual memory address comprising:

one or more processor cores;

at least one memory management unit for receiving a virtual memory address and translating the virtual memory address into a nominal physical memory address; and

a memory migrator for receiving the nominal physical memory address, determining an old physical memory address corresponding to the nominal physical memory address by direct association of the nominal physical memory address with the old physical memory address, and accessing the information at the old physical memory address.

8 . The system according to claim 7 , wherein the at least one memory management unit comprises at least one page table for cross-referencing the virtual memory address to the nominal physical memory address.

9 . The system according to claim 7 , wherein the one or more processor cores, the at least one memory management unit, and the memory migrator are included in a processor.

10 . The system according to claim 9 , wherein the nominal physical memory address is a new physical memory address indicating a location within a memory external to the processor.

11 . A method for performing migration of information associated with a virtual memory address from storage in an old physical memory location corresponding to an old physical memory address to a new physical memory location corresponding to a new physical memory address comprising:

revising a page table cross-referencing the virtual memory address with the old physical memory address to cross-reference the virtual memory address with a nominal physical memory address;

copying the information from the old physical memory location to the new physical memory location; and

when accessing the information using the virtual memory address after revising the page table and before copying the information from the old physical memory location to the new physical memory location:

using the page table to translate the virtual memory address into the nominal physical memory address,

receiving the nominal physical memory address at a memory migrator,

using the memory migrator to determine the old physical memory address based on the nominal physical memory address by direct association of the nominal physical memory address with the old physical memory address, and

accessing the information at the old physical memory address; and

when accessing the information using the virtual memory address after revising the page table and after copying the information from the old physical memory location to the new physical memory location:

using the page table to translate the virtual memory address into the new physical memory address or using the memory migrator to determine the new physical memory address based on the nominal physical memory address, and

accessing the information at the new physical memory address.

12 . The method according to claim 11 , wherein the memory migrator is located in a processor.

13 . The method according to claim 12 , wherein the virtual memory address is generated in the processor.

14 . The method according to claim 12 , wherein the virtual memory address is generated by a device external to the processor.

15 . The method according to claim 12 , wherein the nominal physical memory address is the new physical memory address, and the new physical memory location is in a memory external to the processor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2024
From: PRAKASH, PRASHANTH; GLISSE, JEROME CHARLES JEAN
To: GOOGLE LLC
Reel/Frame 069484/0409 →
Continuity (2)
Continuation 18136096 · Apr 18, 2023
Related Publication 20250094353A1 · Mar 20, 2025
References Cited (14)
US 11620233B1 · Habusha et al. · 2023 [cited by applicant]
US 20100058358A1 · Franke · 2010 [cited by examiner]
US 20140052948A1 · Qiu · 2014 [cited by examiner]
US 20150278109A1 · Vahidsafa · 2015 [cited by examiner]
US 20180157437A1 · Sandberg et al. · 2018 [cited by applicant]
US 20180321964A1 · Tsuji · 2018 [cited by examiner]
US 20190332550A1 · Norman · 2019 [cited by examiner]
US 20200125488A1 · Byun · 2020 [cited by examiner]
US 20200159556A1 · Chandrappa et al. · 2020 [cited by applicant]
US 20200250092A1 · Szeredi · 2020 [cited by examiner]
US 20200327048A1 · Mcclure · 2020 [cited by examiner]
US 20220156106A1 · Zhang · 2022 [cited by examiner]
US 20230325106A1 · Shveidel · 2023 [cited by examiner]
International Search Report ad Written Opinion for International Application No. PCT/US2024/017848 dated May 29, 2024. 15 pages. [cited by applicant]