IP Library Granted Patent US 12,615,974
Granted Patent B2
US 12,615,974 · App. 18/086,380 · Granted Apr 28, 2026

Method of manufacturing semiconductor device, semiconductor device, and apparatus employing the same

Inventors: Kyungwook Hwang (Suwon-si, KR); Junsik Hwang (Suwon-si, KR); Dongho Kim (Suwon-si, KR); Joonyong Park (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L21/02639C30B25/04C30B25/18H01L21/02403H01L21/0262H01L25/0753H10H20/0133H10H20/018H10H20/825
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,615,974
App. No.
18/086,380
Granted
Apr 28, 2026
Kind
B2
Abstract

A method of manufacturing a semiconductor device, including: forming a membrane forming pattern on a substrate; forming a membrane material layer on the substrate, wherein the membrane material layer covers the membrane forming pattern; forming a membrane having a protruding pattern by crystallizing the membrane material layer; forming a two-dimensional (2D) material pattern on the protruding pattern by growing a 2D material on the membrane; and transferring the 2D material pattern to a transfer substrate.

Claims (31)

1 . A method of manufacturing a semiconductor device, the method comprising:

forming a membrane forming pattern on a substrate;

forming a membrane material layer on the substrate, wherein the membrane material layer covers the membrane forming pattern;

forming a membrane having a protruding pattern by crystallizing the membrane material layer, wherein a width of the protruding pattern of the membrane is less than or equal to a grain size which is formed when the 2D material is grown;

forming a two-dimensional (2D) material pattern on the protruding pattern by growing a 2D material on the membrane; and

transferring the 2D material pattern to a transfer substrate.

2 . The method of claim 1 , wherein at least one from among a detector, a transistor, a diode, and a photoelectric device is manufactured by repeating the forming of the 2D material pattern and the transferring of the 2D material pattern to the transfer substrate a plurality of times.

3 . The method of claim 1 , wherein the membrane forming pattern comprises a sacrificial layer pattern, and

wherein the method further comprises removing the sacrificial layer pattern.

4 . The method of claim 1 , wherein the 2D material comprises any one of graphene, hexagonal boron nitride (h-BN), and molybdenum disulfide (MoS 2 ).

5 . The method of claim 1 , wherein the substrate comprises a sapphire substrate, and

wherein the membrane comprises crystallized alumina.

6 . A method of manufacturing a semiconductor device, the method comprising:

forming a membrane forming pattern on a substrate;

forming a membrane material layer on the substrate, wherein the membrane material layer covers the membrane forming pattern;

forming a membrane having a protruding pattern by crystallizing the membrane material layer,

wherein a width of the protruding pattern of the membrane is less than or equal to a grain size which is formed when the 2D material is grown;

forming a two-dimensional (2D) material pattern on the protruding pattern by growing a 2D material on the membrane;

growing a semiconductor material on the 2D material pattern and forming a semiconductor device structure; and

separating the semiconductor device structure from the substrate.

7 . The method of claim 6 , wherein the separating comprises separating the semiconductor device structure from the 2D material pattern.

8 . The method of claim 6 , wherein the separating comprises separating the 2D material pattern from the protruding pattern such that the semiconductor device structure and the 2D material pattern are separated from the substrate.

9 . The method of claim 6 , wherein leg parts of the membrane collapse during the separating such that the semiconductor device structure is separated from the substrate.

10 . The method of claim 6 , further comprising: transferring the separated semiconductor device structure onto a transfer substrate.

11 . The method of claim 10 , wherein the transferring comprises transferring the semiconductor device structure onto the transfer substrate by a fluid self-assembly method.

12 . The method of claim 6 , wherein the semiconductor device structure comprises a light emitting diode (LED) device.

13 . The method of claim 6 , wherein the membrane forming pattern comprises a sacrificial layer pattern, and

wherein the method further comprises removing the sacrificial layer pattern.

14 . The method of claim 6 , wherein the 2D material comprises any one of graphene, hexagonal boron nitride (h-BN), and molybdenum disulfide (MoS2).

15 . The method of claim 6 , wherein the substrate comprises a sapphire substrate, and

wherein the membrane comprises crystallized alumina.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2022
From: HWANG, KYUNGWOOK; HWANG, JUNSIK; KIM, DONGHO; PARK, JOONYONG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 062176/0577 →
Priority Claims (1)
KR 10-2022-0076381 · Jun 22, 2022 · national
Continuity (1)
Related Publication 20230420251A1 · Dec 28, 2023
References Cited (29)
US 9240145B2 · Ichioka et al. · 2016 [cited by applicant]
US 10115862B2 · Zhan et al. · 2018 [cited by applicant]
US 10211364B2 · Schuele et al. · 2019 [cited by applicant]
US 10243097B2 · Yuen · 2019 [cited by applicant]
US 10418527B2 · Sasaki et al. · 2019 [cited by applicant]
US 10930819B2 · Sasaki et al. · 2021 [cited by applicant]
US 20170271556A1 · Yoon et al. · 2017 [cited by applicant]
US 20200152826A1 · Lee et al. · 2020 [cited by applicant]
US 20210091257A1 · Hwang et al. · 2021 [cited by applicant]
US 20210119079A1 · Hwang et al. · 2021 [cited by applicant]
US 20210397045A1 · Hwang et al. · 2021 [cited by applicant]
US 20220013400A1 · Hwang et al. · 2022 [cited by applicant]
US 20220029046A1 · Hong et al. · 2022 [cited by applicant]
US 20220102602A1 · Hwang et al. · 2022 [cited by applicant]
US 20220173275A1 · Hwang et al. · 2022 [cited by applicant]
US 20220189810A1 · Hwang et al. · 2022 [cited by applicant]
US 20220416123A1 · Hwang · 2022 [cited by examiner]
US 20230064207A1 · Hwang et al. · 2023 [cited by applicant]
US 20240421264A1 · Lee · 2024 [cited by examiner]
KR 101228992B1 · 2013 [cited by applicant]
KR 1020130022088A · 2013 [cited by applicant]
KR 1020150043719A · 2015 [cited by applicant]
KR 1020180004551A · 2018 [cited by applicant]
KR 101880078B1 · 2018 [cited by applicant]
KR 1020210064856A · 2021 [cited by applicant]
KR 1020220117114A · 2022 [cited by applicant]
Gunho et al., “Large-scale patterned multi-layer graphene films as transparent conducting electrodes for GaN light-emitting diodes,” Nanotechnology 21 (2010) 175201 (Year: 2010). [cited by examiner]
Machine Translation of KR 2013-0022088 (Year: 2013). [cited by examiner]
Communication dated Apr. 1, 2024, issued by the Korean Intellectual Property Office in Korean Patent Application No. 10-2022-0076381. [cited by applicant]