IP Library › Granted Patent US 12,627,288
Granted Patent B2
US 12,627,288 · App. 18/989,239 · Granted May 12, 2026

Voltage selector

Inventors: Yun-Chung Lee (Hsinchu County, TW); Chih-Chun Chen (Hsinchu County, TW)
Assignee: EMEMORY TECHNOLOGY INC.
H03K17/005H03K17/693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,627,288
App. No.
18/989,239
Granted
May 12, 2026
Kind
B2
Abstract

A voltage selector includes a first input terminal for receiving a first input voltage, a second input terminal for receiving a second input voltage, an output terminal, a main select circuit and a reference circuit. The main select circuit includes a select unit for outputting a higher input voltage as an output voltage to the output terminal, and an auxiliary unit for pulling up the output voltage to the first input voltage according to a reference voltage when the first input voltage equals to the second input voltage. The reference circuit pulls up the reference voltage according to a higher one of the first input voltage and the second input voltage, and pulls down the reference voltage when the first input voltage equals to the second input voltage and the output voltage is lower than the first input voltage by a threshold voltage.

Claims (51)

1 . A voltage selector comprising:

a first input terminal configured to receive a first input voltage;

a second input terminal configured to receive a second input voltage;

an output terminal configured to output an output voltage;

a main select circuit comprising:

a select unit comprising a first transistor coupled between the first input terminal and the output terminal, and a second transistor coupled between the second input terminal and the output terminal, wherein the first transistor is configured to be turned on when the first input voltage is higher than the second input voltage, and the second transistor is configured to be turned on when the second input voltage is higher than the first input voltage; and

an auxiliary unit configured to be controlled by a reference voltage to be activated to conduct at least one of a first electrical path between the first input terminal and the output terminal or a second electrical path between the second input terminal and the output terminal to pull up the output voltage when the first input voltage equals to the second input voltage; and

a reference circuit comprising:

a pull down unit configured to pull down the reference voltage to activate the auxiliary unit to conduct the first electrical path or the second electrical path when the first input voltage equals to the second input voltage and the output voltage is lower than the first input voltage by a threshold voltage.

2 . The voltage selector of claim 1 , wherein:

a first transistor comprises a first terminal coupled to the first input terminal, a second terminal coupled to the output terminal, and a control terminal coupled to the second input terminal;

a second transistor comprises a first terminal coupled to the second input terminal, a second terminal coupled to the output terminal, and a control terminal coupled to the first input terminal; and

the first transistor and the second transistor are P-type transistors.

3 . The voltage selector of claim 2 , wherein the auxiliary unit comprises:

a third P-type transistor comprising a first terminal coupled to the first input terminal, a second terminal coupled to the output terminal, and a control terminal configured to receive the reference voltage; and

a fourth P-type transistor comprising a first terminal coupled to the second input terminal, a second terminal coupled to the output terminal, and a control terminal configured to receive the reference voltage.

4 . The voltage selector of claim 3 , wherein body terminals of the first transistor, the second transistor, the third P-type transistor, and the fourth P-type transistor are coupled to the output terminal.

5 . The voltage selector of claim 3 , wherein the reference circuit further comprises a pull up unit configured to pull up the reference voltage according to a higher one of the first input voltage and the second input voltage.

6 . The voltage selector of claim 5 , wherein the pull up unit comprises:

a reference terminal configured to output the reference voltage;

a fifth P-type transistor comprising a first terminal coupled to the first input terminal, a second terminal, and a control terminal coupled to the second input terminal;

a sixth P-type transistor comprising a first terminal coupled to the second terminal of the fifth P-type transistor, a second terminal coupled to the reference terminal, and a control terminal coupled to the output terminal;

a seventh P-type transistor comprising a first terminal coupled to the second input terminal, a second terminal, and a control terminal coupled to the first input terminal; and

an eighth P-type transistor comprising a first terminal coupled to the second terminal of the seventh P-type transistor, a second terminal coupled to the reference terminal, and a control terminal coupled to the output terminal.

7 . The voltage selector of claim 6 , wherein body terminals of the fifth P-type transistor, the sixth P-type transistor, the seventh P-type transistor, and the eighth P-type transistor are coupled to the reference terminal.

8 . The voltage selector of claim 6 , wherein the pull down unit comprises a first current mirror coupled between the first input terminal and a system terminal and configured to be controlled by the output voltage to be activated to conduct a discharging current to pull down the reference voltage.

9 . The voltage selector of claim 8 , wherein the first current mirror comprises:

a ninth P-type transistor comprising a first terminal coupled to the first input terminal, a second terminal, and a control terminal coupled to the output terminal;

a first N-type transistor comprising a first terminal coupled to the second terminal of the ninth P-type transistor, a second terminal coupled to a system terminal, and a control terminal coupled to the first terminal of the first N-type transistor; and

a second N-type transistor comprising a first terminal coupled to the reference terminal, a second terminal coupled to the system terminal, and a control terminal coupled to the control terminal of the first N-type transistor.

10 . The voltage selector of claim 9 , wherein the pull down unit further comprises a second current mirror comprising:

a tenth P-type transistor comprising a first terminal coupled to the second input terminal, a second terminal, and a control terminal coupled to the output terminal;

a third N-type transistor comprising a first terminal coupled to the second terminal of the tenth P-type transistor, a second terminal coupled to the system terminal, and a control terminal coupled to the first terminal of the third N-type transistor; and

a fourth N-type transistor comprising a first terminal coupled to the reference terminal, a second terminal coupled to the system terminal, and a control terminal coupled to the control terminal of the third N-type transistor.

11 . The voltage selector of claim 10 , wherein body terminals of the ninth P-type transistor and the tenth P-type transistor are coupled to the output terminal, and body terminals of the first N-type transistor, the second N-type transistor, the third N-type transistor, and the fourth N-type transistor are coupled to the system terminal.

12 . The voltage selector of claim 10 , wherein during a first period when the first input voltage equals to the second input voltage, and the output voltage is lower than the first input voltage by the threshold voltage:

the ninth P-type transistor and the tenth P-type transistor are turned on so the first current mirror and the second current mirror are activated, and

the reference voltage is pulled down by currents conducted through the second N-type transistor and the fourth N-type transistor.

13 . The voltage selector of claim 12 , wherein during a second period following the first period:

as the reference voltage is pulled down, the third P-type transistor and the fourth P-type transistor are turned on so as to pull up the output voltage to one of the first input voltage and the second input voltage.

14 . The voltage selector of claim 13 , wherein during a third period following the second period:

as the output voltage is pulled up, the ninth P-type transistor and the tenth P-type transistor are turned off so the first current mirror and the second current mirror are deactivated, and

well junctions diodes of the fifth P-type transistor and the seventh P-type transistor pull up the reference voltage.

15 . The voltage selector of claim 10 , wherein during a period when the first input voltage is higher than the second input voltage:

the first transistor is turned on so as to pull up the output voltage to the first input voltage, and

the second transistor, the third P-type transistor, the fourth P-type transistor, the sixth P-type transistor, the seventh P-type transistor, the eighth P-type transistor, the ninth P-type transistor, and the tenth P-type transistor are turned off.

16 . The voltage selector of claim 10 , wherein a driving capability of the first transistor is greater than a driving capability of the third P-type transistor.

17 . The voltage selector of claim 10 , wherein a width-to-length ratio of the first transistor is greater than a width-to-length ratio of the third P-type transistor.

18 . The voltage selector of claim 10 , wherein junction areas of well junction diodes of the fifth P-type transistor, the sixth P-type transistor, the seventh P-type transistor, and the eighth P-type transistor are greater than that of the second N-type transistor and the fourth N-type transistor.

19 . The voltage selector of claim 18 , wherein width-to-length ratios of the fifth P-type transistor, the sixth P-type transistor, the seventh P-type transistor, and the eighth P-type transistor are smaller than width-to-length ratios of the second N-type transistor and the fourth N-type transistor.

20 . The voltage selector of claim 10 , wherein width-to-length ratios of the second N-type transistor and the fourth N-type transistor are greater than width-to-length ratios of the first N-type transistor and the third N-type transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2024
From: LEE, YUN-CHUNG; CHEN, CHIH-CHUN
To: EMEMORY TECHNOLOGY INC.
Reel/Frame 069649/0308 →
Continuity (2)
Provisional Application 63554164 · Feb 16, 2024
Related Publication 20250264898A1 · Aug 21, 2025
References Cited (12)
US 6359497B1 · Criscione · 2002 [cited by examiner]
US 6847249B1 · Brokaw · 2005 [cited by examiner]
US 7893566B2 · Yarbrough · 2011 [cited by examiner]
US 9337660B1 · Bourstein · 2016 [cited by examiner]
US 9977480B2 · Kolla · 2018 [cited by examiner]
US 10090674B2 · Elsayed · 2018 [cited by examiner]
US 10281502B2 · Kuo · 2019 [cited by examiner]
US 10693461B1 · Chang · 2020 [cited by applicant]
US 10790821B1 · Chang et al. · 2020 [cited by applicant]
US 11320850B1 · Myles · 2022 [cited by examiner]
US 20240021246A1 · Huang et al. · 2024 [cited by applicant]
US 20240062204A1 · Parker et al. · 2024 [cited by applicant]