IP Library › Granted Patent US 12,632,677
Granted Patent B2
US 12,632,677 · App. 18/040,606 · Granted May 19, 2026

Electricity metering circuit for a matrix operation circuit, summation circuit and method for operation thereof

Inventors: Taha Ibrahim Ibrahim Soliman (Renningen, DE); Tobias Kirchner (Ludwigsburg, DE)
Assignee: ROBERT BOSCH GMBH
G06G7/14G06Q50/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,632,677
App. No.
18/040,606
Granted
May 19, 2026
Kind
B2
Abstract

An electricity metering circuit for a matrix operation circuit, having a circuit input for an electrical input current that is an output current of the matrix operation circuit. The electricity metering circuit is set up to provide a ground potential at the circuit input, to integrate the input current at the circuit input over time, to store a storage charge that is increased up to a predetermined maximum storage charge in accordance with a proportionality constant, proportionally to the integrated input current, to quantify the integrated input current in a charge unit, the charge unit corresponding to the maximum storage charge taking into account the proportionality constant, and to determine the integrated input current rounded down to the nearest integer charge unit as a count sum.

Claims (90)

1 . An electricity metering circuit for a matrix operation circuit, the electricity metering circuit comprising:

a circuit input for an electrical input current that is an output current of the matrix operation circuit;

wherein the electricity metering circuit is configured to:

provide a ground potential at the circuit input;

integrate the input current at the circuit input over time;

store a storage charge that is increased up to a predetermined maximum storage charge proportionally to the integrated input current, in accordance with a proportionality;

quantify the integrated input current in a charge unit, where the charge unit corresponds to the maximum storage charge, taking into account the proportionality; and

determine the integrated input current, rounded down to the nearest integer charge unit, as a count sum.

2 . The electricity metering circuit as recited in claim 1 , further comprising:

a current-voltage converter stage connected to the circuit input and configured to provide the ground potential at the circuit input, and to convert an input current at the circuit input into a first voltage proportional to the input current;

a voltage-current converter stage configured to convert the first voltage into a charging current proportional to the first voltage;

an integrating stage configured to store the storage charge and to provide a second voltage proportional to the storage charge, the charging current being supplied to the integrating stage to increase the storage charge;

a comparison and discharge stage configured to compare the second voltage with a comparison voltage that is predetermined such that when the second voltage is equal to the comparison voltage the storage charge corresponds to the maximum storage charge, and when the second voltage exceeds the comparison voltage, to discharge the storage charge stored in the integrating stage and to generate a count signal; and

a counting stage configured to store the count sum and, when the count signal is generated, to increase the count sum by one.

3 . The electricity metering circuit as recited in claim 2 , wherein the current-voltage converter stage includes an operational amplifier and a resistor, the circuit input being connected to an inverting input of the operational amplifier, the resistor being counter-coupled between an output of the operational amplifier and the inverting input of the operational amplifier, and a non-inverting input of the operational amplifier being connected to ground or a ground terminal.

4 . The electricity metering circuit as recited in claim 2 , wherein the voltage-current converter stage includes: (i) a resistor at which the first voltage drops, or (ii) a semiconductor switch operated in the linear range having a control terminal to which the first voltage is applied, the semiconductor switch being a metal oxide field-effect transistor.

5 . The electricity metering circuit as recited in claim 2 , wherein: (i) the integrating stage includes a capacitor in which the storage charge is stored, the second voltage being given as a voltage at the capacitor, or (ii) the integrating stage has a capacitor in which the storage charge is stored and has an operational amplifier that is counter-coupled via the capacitor, the second voltage being given as a voltage at an output of the operational amplifier.

6 . The electricity metering circuit according to claim 2 , wherein the comparison and discharging stage includes a comparator that is configured to compare the second voltage with the comparison voltage, and to generate the count signal at an output of the comparison and discharging stage, the output of the comparison and discharging stage being further connected to a switching element that is switched to a conductive state when the count signal is present, and is configured to discharge the storage charge in a conductive state.

7 . The electricity metering circuit as recited in claim 1 , wherein a second voltage is associated with the storage charge, and further comprising:

a comparison and discharge stage configured to:

compare the second voltage to a comparison voltage,

discharge, in response to the second voltage being greater than or equal to the comparison voltage, the stored storage charge; and

generate, in response to the second voltage being greater than or equal to the comparison voltage, a count signal, wherein the count sum is incremented based on the count signal, and wherein the storage charge corresponds to the maximum storage charge.

8 . A summation circuit for forming partial sums of vector matrix operations, comprising:

a matrix operation circuit that has a plurality of row lines each having one voltage terminal, and a plurality of column lines each having one current output, and the matrix operation circuit being configured to generate currents at the current outputs of the plurality of column lines, current strengths of which are a function of voltages applied to the voltage terminals; and

one or more electricity metering circuits, each of the electricity metering circuits including:

a circuit input;

wherein the electricity metering circuit is configured to:

provide a ground potential at the circuit input;

integrate the input current at the circuit input over time;

store a storage charge that is increased up to a predetermined maximum storage charge proportionally to the integrated input current, in accordance with a proportionality;

quantify the integrated input current in a charge unit, where the charge unit corresponds to the maximum storage charge, taking into account the proportionality; and

determine the integrated input current, rounded down to the nearest integer charge unit, as a count sum;

wherein each of the electricity metering circuits is assigned to a respective group of the column lines that includes a number of column lines, current outputs of the column lines within a group being connected to the current input of the electricity metering circuit assigned to the group.

9 . The summation circuit as recited in claim 8 , wherein a semiconductor switching element is provided for each of the column line in a connection between the current output of the column line and the circuit input of the electricity metering circuit assigned to the group in which the column line is included, the switching element being configured to switch the connection back and forth between a conducting and a non-conducting state, wherein the switching element is a field-effect transistor.

10 . The summation circuit as recited in claim 8 , wherein the matrix operation circuit has a plurality of storage elements configured in the form of a matrix in rows and columns, each connected to a respective one of the column lines and to a respective one of the row lines, each of the storage elements being set up to conduct a current into the respective column line that is a function of the voltage applied to the respective row line and a storage state of the storage element.

11 . A method for operating a summation circuit for forming partial sums of vector matrix operations, the summation circuit including:

a matrix operation circuit that has a plurality of row lines each having one voltage terminal, and a plurality of column lines each having one current output, and the matrix operation circuit being configured to generate currents at the current outputs of the plurality of column lines, current strengths of which are a function of voltages applied to the voltage terminals, and

one or more electricity metering circuits, each of the electricity metering circuits including:

a circuit input;

wherein the electricity metering circuit is configured to:

provide a ground potential at the circuit input,

integrate the input current at the circuit input over time,

store a storage charge that is increased up to a predetermined maximum storage charge proportionally to the integrated input current, in accordance with a proportionality,

quantify the integrated input current in a charge unit, where the charge unit corresponds to the maximum storage charge, taking into account the proportionality, and

determine the integrated input current, rounded down to the nearest integer charge unit, as a count sum,

wherein each of the electricity metering circuits is assigned to a respective group of the column lines that includes a number of column lines, current outputs of the column lines within a group being connected to the current input of the electricity metering circuit assigned to the group,

the method comprising the following steps:

setting the count sum of each of the electricity metering circuits to zero;

applying one or more vectors of a plurality of voltages to the voltage terminals for a predetermined period of time; and

reading out the count sums.

12 . The method as recited in claim 11 , wherein during the time period in which one of the vectors of a plurality of voltages is applied, for each group of column lines, exactly one of the semiconductor switching elements provided in the connections from the column lines of the group to the associated electricity metering circuit is switched to the conducting state, different semiconductor elements being switched to the conducting state for different vectors of a plurality of voltages.

13 . The method as recited in claim 11 , wherein the time period is selected such that each of the count sums is greater than a minimum count sum, the minimum count sum being at least 20.

14 . The method as recited in claim 11 , wherein, after reading the count sums, in each case a remainder of the rounding down of the integrated input current to the count sum is determined.

15 . The method as recited in claim 14 , wherein the remainder being determined by measuring a remaining storage charge and taking into account a proportionality between maximum storage charge and the charge unit.

16 . The method as recited in claim 14 , wherein, before the setting of the count sums to zero, a vector of a plurality of reference voltages and a reference time duration are determined such that an application of the reference voltages to the voltage terminals over the reference time duration produces currents at the current outputs that, integrated over the reference time duration, correspond to a reference charge that is a fraction of the unit charge of the respective electricity metering circuit; and, after the reading out of the count sums, the following is carried out in a plurality of passes:

applying the reference voltage to the voltage terminals over the reference time period,

checking, for each of the electricity metering circuits that has not yet been excluded from the check, whether the respective count sum has changed, and,

when the respective count sum has changed, excluding the respective electricity metering circuit from the checking and determining the respective remainder based on a number of passes carried out, the remainder being determined as the unit charge minus the reference charge multiplied by the number of passes carried out prior to a current pass.

17 . A computing unit configured to operate a summation circuit for forming partial sums of vector matrix operations, the summation circuit including:

a matrix operation circuit that has a plurality of row lines each having one voltage terminal, and a plurality of column lines each having one current output, and the matrix operation circuit being configured to generate currents at the current outputs of the plurality of column lines, current strengths of which are a function of voltages applied to the voltage terminals, and

one or more electricity metering circuits, each of the electricity metering circuits including:

a circuit input;

wherein the electricity metering circuit is configured to:

provide a ground potential at the circuit input,

integrate the input current at the circuit input over time,

store a storage charge that is increased up to a predetermined maximum storage charge proportionally to the integrated input current, in accordance with a proportionality,

quantify the integrated input current in a charge unit, where the charge unit corresponds to the maximum storage charge, taking into account the proportionality, and

determine the integrated input current, rounded down to the nearest integer charge unit, as a count sum,

wherein each of the electricity metering circuits is assigned to a respective group of the column lines that includes a number of column lines, current outputs of the column lines within a group being connected to the current input of the electricity metering circuit assigned to the group,

the computing unit configured to:

set the count sum of each of the electricity metering circuits to zero;

apply one or more vectors of a plurality of voltages to the voltage terminals for a predetermined period of time; and

read out the count sums.

18 . A computing module, comprising:

a summation circuit for forming partial sums of vector matrix operations, the summation circuit including:

a matrix operation circuit that has a plurality of row lines each having one voltage terminal, and a plurality of column lines each having one current output, and the matrix operation circuit being configured to generate currents at the current outputs of the plurality of column lines, current strengths of which are a function of voltages applied to the voltage terminals; and

one or more electricity metering circuits, each of the electricity metering circuits including:

a circuit input;

wherein the electricity metering circuit is configured to:

provide a ground potential at the circuit input;

integrate the input current at the circuit input over time;

store a storage charge that is increased up to a predetermined maximum storage charge proportionally to the integrated input current, in accordance with a proportionality;

quantify the integrated input current in a charge unit, where the charge unit corresponds to the maximum storage charge, taking into account the proportionality; and

determine the integrated input current, rounded down to the nearest integer charge unit, as a count sum;

wherein each of the electricity metering circuits is assigned to a respective group of the column lines that includes a number of column lines, current outputs of the column lines within a group being connected to the current input of the electricity metering circuit assigned to the group; and

a computing unit configured to operate the summation circuit, the computing unit configured to:

set the count sum of each of the electricity metering circuits to zero;

apply one or more vectors of a plurality of voltages to the voltage terminals for a predetermined period of time; and

read out the count sums.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2023
From: SOLIMAN, TAHA IBRAHIM IBRAHIM; KIRCHNER, TOBIAS
To: ROBERT BOSCH GMBH
Reel/Frame 063127/0242 →
Priority Claims (1)
DE 10 2020 210 737.8 · Aug 25, 2020 · national
Continuity (1)
Related Publication 20230297787A1 · Sep 21, 2023
References Cited (14)
US 4012725A · Spangler · 1977 [cited by examiner]
US 10381074B1 · Kim et al. · 2019 [cited by applicant]
US 11269973B2 · Kodavanji · 2022 [cited by examiner]
US 11636325B2 · Lung · 2023 [cited by examiner]
US 20180095722A1 · Buchanan · 2018 [cited by examiner]
US 20190132602A1 · Halawani · 2019 [cited by examiner]
US 20200312406A1 · Sharma · 2020 [cited by examiner]
US 20200356847A1 · Yi · 2020 [cited by examiner]
US 20200356848A1 · Lesso · 2020 [cited by examiner]
International Search Report for PCT/EP2021/072487, Issued Nov. 26, 2021. [cited by applicant]
Hays, “Design Considerations for Training Memristor Crossbars Used in Spiking Neural Networks,” Rochester Institute of Technology Scholar Works, 2018, pp. 1-74. <https://scholarworks.rit.edu/cgi/viewcontent.cgi?article=… [cited by applicant]
Jiang et al., “Pulse-Width Modulation Based Dot-Product Engine for Neuromorphic Computing System Using Memristor Crossbar Array,” 2018 IEEE International Symposium On Circuits and Systems (ISCAS), IEEE, 2018, pp. 1-4. [cited by applicant]
Qureshi et al., “CMOS Interface Circuits for Reading and Writing Memristor Crossbar Array,” Circuits and Systems (ISCAS), 2011 IEEE International Symposium On, 2011, pp. 2954-2957. [cited by applicant]
Cai et al., “A Fully Integrated Reprogrammable Memristor-CMOS System for Efficient Multiply-Accumulate Operations,” Nature Electronics, vol. 2, No. 7, 2019, pp. 290-299. [cited by applicant]