IP Library › Granted Patent US 12,642,127
Granted Patent B2
US 12,642,127 · App. 18/378,465 · Granted May 26, 2026

Semiconductor devices having an electromagnetically transmissive lid structure and methods of manufacturing semiconductor devices having an electromagnetically transmissive lid structure

Inventors: Shaun Bowers (Gilbert, AZ); Bora Baloglu (Oporto, PT)
Assignee: Amkor Technology Singapore Holding Pte. Ltd.
H10W76/15H10W70/093H10W70/095H10W70/635H10W72/071H10W76/01H10W76/60H10W90/701
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,642,127
App. No.
18/378,465
Granted
May 26, 2026
Kind
B2
Abstract

In one example, a semiconductor device comprises a substrate comprising a conductive structure, an electronic component over a top side of the substrate and electrically coupled with the conductive structure, a lid structure over the substrate and over the electronic component, and a vertical interconnect in the lid structure extending to a top surface of the lid structure and electrically coupled with the conductive structure. Other examples and related methods are also disclosed herein.

Claims (41)

1 . A semiconductor device, comprising:

a base component;

a substrate over a top side of the base component and comprising a conductive structure;

an electronic component over a top side of the substrate and electrically coupled with the conductive structure;

a lid structure over the substrate and the electronic component; and

a vertical interconnect in the base component electrically coupled with the conductive structure;

wherein the lid structure comprises a material that is transmissive to electromagnetic energy;

wherein the lid structure comprises a first material, and the substrate comprises a second material different than the first material;

wherein the lid structure comprises a lid cover and a lid sidewall between the lid cover and the substrate, wherein the lid sidewall is discrete from the lid cover, and a lateral side of the lid sidewall is substantially perpendicular to the lid cover; and

wherein the vertical interconnect is discrete from the conductive structure and extends completely through the base component, and a bottom side of the vertical interconnect is flush with a bottom side of the base component.

2 . The semiconductor device of claim 1 , wherein the base component comprises a semiconductor material.

3 . The semiconductor device of claim 1 , further comprising a seal between the lid structure and the substrate, wherein the seal comprises at least one of a glass frit, metal, or solder.

4 . The semiconductor device of claim 1 , wherein the lid structure comprises a cavity, and the electronic component is in the cavity.

5 . The semiconductor device of claim 1 , further comprising a seal between the lid cover and the lid sidewall, wherein the seal is between a top side of the lid sidewall and a bottom side of the lid cover.

6 . The semiconductor device of claim 1 , further comprising an external interconnect electrically coupled with the vertical interconnect.

7 . A semiconductor device, comprising:

a base component comprising a semiconductor material;

a substrate over a top side of the base component and comprising a conductive structure;

an electronic component over a top side of the substrate and electrically coupled with the conductive structure;

a lid structure over the substrate and the electronic component; and

a vertical interconnect in the base component electrically coupled with the conductive structure;

wherein the lid structure comprises glass;

wherein the lid structure comprises a first material, and the substrate comprises a second material different than the first material;

wherein the lid structure comprises a lid cover and a lid sidewall between the lid cover and the substrate, wherein the lid sidewall is discrete from the lid cover, and a lateral side of the lid sidewall is substantially perpendicular to the lid cover; and

wherein the vertical interconnect is discrete from the conductive structure and extends completely through the base component, and a bottom side of the vertical interconnect is flush with a bottom side of the base component.

8 . The semiconductor device of claim 7 , wherein the lid structure comprises a cavity, and the electronic component is in the cavity.

9 . The semiconductor device of claim 7 , wherein the electronic component comprises an optical device.

10 . The semiconductor device of claim 7 , wherein the electronic component comprises a Light-Detection-And-Ranging (LiDAR) device.

11 . The semiconductor device of claim 7 , further comprising a seal between the lid structure and the substrate, wherein the seal comprises at least one of a glass frit, metal, or solder.

12 . The semiconductor device of claim 7 , further comprising a seal between the lid cover and the lid sidewall, wherein the seal is between a top side of the lid sidewall and a bottom side of the lid cover.

13 . A method to manufacture a semiconductor device, comprising:

providing a substrate on a base component comprising a vertical interconnect, wherein the substrate comprises a conductive structure and the base component comprises a vertical interconnect electrically coupled with the vertical interconnect with the conductive structure;

providing an electronic device over a top side of the substrate and electrically coupling the electronic device with the conductive structure;

providing a seal on the top side of the substrate; and

providing a lid structure over the top side of the substrate and over the electronic device;

wherein the lid structure comprises a material that is transmissive to electromagnetic energy;

wherein the lid structure comprises a first material, and the substrate comprises a second material different than the first material;

wherein the lid structure comprises a lid cover and a lid sidewall between the lid cover and the substrate, wherein the lid sidewall is discrete from the lid cover, and a lateral side of the lid sidewall is substantially perpendicular to the lid cover; and

wherein the vertical interconnect is discrete from the conductive structure and extends completely through the base component, and a bottom side of the vertical interconnect is flush with a bottom side of the base component.

14 . The method of claim 13 , wherein the base component comprises a semiconductor material.

15 . The method of claim 13 , wherein the seal is attached to the lid structure, and the seal is provided on the top side of the substrate, when the lid structure is provided over the top side of the substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2023
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
Reel/Frame 065195/0055 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2023
From: BOWERS, SHAUN; BALOGLU, BORA
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 065174/0536 →
Continuity (2)
Continuation 16806927 · Mar 2, 2020
Related Publication 20240038606A1 · Feb 1, 2024
References Cited (26)
US 5436492A · Yamanaka · 1995 [cited by examiner]
US 11685649B2 · Hong et al. · 2023 [cited by applicant]
US 11784101B2 · Bowers · 2023 [cited by examiner]
US 20050262929A1 · Felton et al. · 2005 [cited by applicant]
US 20070268674A1 · Bauer · 2007 [cited by examiner]
US 20080157330A1 · Kroehnert · 2008 [cited by examiner]
US 20100038776A1 · Bessemoulin · 2010 [cited by applicant]
US 20120056329A1 · Pagaila et al. · 2012 [cited by applicant]
US 20120280374A1 · Choi · 2012 [cited by examiner]
US 20150137338A1 · Lin · 2015 [cited by examiner]
US 20150375994A1 · Chien et al. · 2015 [cited by applicant]
US 20160340561A1 · Ikeda et al. · 2016 [cited by applicant]
US 20170323868A1 · Park et al. · 2017 [cited by applicant]
US 20180277485A1 · Han et al. · 2018 [cited by applicant]
US 20190221547A1 · Drab et al. · 2019 [cited by applicant]
US 20190259676A1 · Dresser · 2019 [cited by applicant]
US 20190311962A1 · Dresser · 2019 [cited by applicant]
US 20190339135A1 · Lee · 2019 [cited by applicant]
TW 201907493A · 2019 [cited by applicant]
TW 201941284A · 2019 [cited by applicant]
Chan, Monolithic Microwave Integrated Circuit Packaging, Handbook of Compound Semiconductors, 1999, pp. 2/22-3/22, Monolithic Microwave Integrated Circuits—An Overview, ScienceDirect, Elsevier, Amsterdam, Netherlands. [cited by applicant]
Office Action for Taiwan Application No. 110106138 mailed Sep. 5, 2024. [cited by applicant]
Office Action for Taiwan Application No. 110106138 mailed Jul. 9, 2025. [cited by applicant]
Office Action for China Application No. 202110225729.9 mailed Oct. 1, 2025. [cited by applicant]
Office Action for China Application No. 202110225729.9 mailed Feb. 28, 2026. [cited by applicant]
Office Action for Taiwan Application No. 110106138 mailed Mar. 11, 2026. [cited by applicant]