IP Library › Granted Patent US 12,652,760
Granted Patent B2
US 12,652,760 · App. 18/481,256 · Granted Jun 9, 2026

Electronic package module and method for fabrication of the same

Inventors: Ming Chang Tsai (Guangdong Province, CN); Ta-Te Hsieh (Guangdong Province, CN)
Assignee: USI Science and Technology (Shenzhen) Co., Ltd.
H05K1/186H05K1/185H05K1/188H10W90/00H05K2201/0715H05K2201/10015H05K2201/1003H05K2201/10454
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,652,760
App. No.
18/481,256
Granted
Jun 9, 2026
Kind
B2
Abstract

An electronic package module and a method for fabrication of the same are provided. The electronic package module has the circuit substrate with the flat surface and the electronic component located on the circuit substrate. The electronic component includes the input end located on the flat surface of the circuit substrate and electrically connected to the circuit substrate. The electronic component includes the main part located on the input end and the ground end located on the main part. The input end and the ground end are located on two opposite sides of the main part separately and are located between the ground end and the circuit substrate. The input end, the main part and the ground end are arranged along the normal direction of the flat surface.

Claims (29)

1 . An electronic package module, comprising:

a circuit substrate including a flat surface;

an electronic component disposed on the circuit substrate and including:

an input end located on the flat surface of the circuit substrate and electrically connected to the circuit substrate;

a main part located on the input end; and

a ground end located on the main part, wherein the input end and the ground end are separately located on two opposite sides of the main part;

an encapsulation layer partially covering the electronic component;

a metal layer located above the encapsulation layer and electrically connected to the ground end;

an insulation film disposed between the encapsulation layer and the metal layer, wherein the insulation film partially covers the electronic component; and

a conductive layer located in the insulation film and partially covering the electronic component;

wherein the insulation film includes a first opening, located on the ground end, and the metal layer extends into the first opening and is connected to the conductive layer and the ground end through the first opening; and

wherein the input end and the main part are located between the ground end and the circuit substrate, and the input end, the main part and the ground end are arranged along a normal direction of the flat surface.

2 . The electronic package module of claim 1 , further comprising:

a conductive pillar disposed between the metal layer and the circuit substrate, wherein the conductive pillar is electrically connected to the metal layer and the circuit substrate.

3 . The electronic package module of claim 2 , wherein the insulation film includes a second opening located on the conductive pillar, and the metal layer extends into the second opening and is connected to the conductive layer and the conductive pillar through the second opening.

4 . The electronic package module of claim 3 , wherein the conductive layer is electrically connected to the ground end and the conductive pillar.

5 . A method for fabricating an electronic package module, comprising:

providing a circuit substrate, and the circuit substrate has a flat surface;

providing an electronic component including a main part, an input end and a ground end separately located on two sides of the main part; and

perpendicularly disposing the electronic component on the flat surface of the circuit substrate, and the input end is connected to the circuit substrate, wherein the ground end is disposed away from the circuit substrate along with a normal direction of the flat surface, wherein the ground end overlaps the input end in the normal direction;

forming an encapsulation layer on the circuit substrate;

exposing a ground surface of the ground end from the encapsulation layer;

disposing a first insulation film on the encapsulation layer and the ground surface of the ground end;

disposing a conductive layer on the first insulation film;

disposing a second insulation film on the conductive layer; and

exposing a part of the ground surface of the ground end by forming an opening extending through the first insulation film, the conductive layer and the second insulation film; and

disposing a metal layer on the second insulation film and the opening, wherein the metal layer directly touches the ground surface of the ground end through the opening.

6 . The method of claim 5 , further comprising:

disposing a conductive pillar on the flat surface of the circuit substrate before the encapsulation layer is formed, wherein the conductive pillar is electrically connected to the metal layer and the circuit substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2023
From: TSAI, MING CHANG; HSIEH, TA-TE
To: USI SCIENCE AND TECHNOLOGY (SHENZHEN) CO., LTD.
Reel/Frame 065129/0005 →
Priority Claims (1)
CN 202311009946.X · Aug 10, 2023 · national
Continuity (1)
Related Publication 20250056730A1 · Feb 13, 2025
References Cited (11)
US 8593825B2 · Chen · 2013 [cited by applicant]
US 20040108587A1 · Chudzik · 2004 [cited by examiner]
US 20060118931A1 · Ho · 2006 [cited by examiner]
US 20180092210A1 · Wang · 2018 [cited by examiner]
US 20200343049A1 · Paital · 2020 [cited by examiner]
CN 108292641A · 2018 [cited by applicant]
CN 110416192A · 2019 [cited by applicant]
TW I301739B · 2008 [cited by applicant]
TW 202137450A · 2021 [cited by applicant]
TW 202207356A · 2022 [cited by applicant]
TW 202213698A · 2022 [cited by applicant]