IP Library › Granted Patent US 12,658,132
Granted Patent B2
US 12,658,132 · App. 19/013,910 · Granted Jun 16, 2026

Light emitting display device

Inventors: Kyung Hoon Chung (Yongin-si, KR); Byung Chang Yu (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
G09G3/3233G09G2300/0426G09G2300/0819G09G2300/0852G09G2310/08G09G2320/0233G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,658,132
App. No.
19/013,910
Granted
Jun 16, 2026
Kind
B2
Abstract

A light emitting display device includes: a light emitting element including an anode connected to a first line; a first transistor; a second transistor including a first electrode connected to a data line, and a second electrode connected to a gate electrode of the first transistor; a third transistor including a first electrode connected to the first line, and a second electrode connected to a first electrode of the first transistor; a fourth transistor including a second electrode connected to the gate electrode; a sixth transistor including a first electrode connected to a second electrode of the first transistor, and a second electrode connected to a second line; a first capacitor including a first electrode connected to the gate electrode and a second electrode connected to the second electrode of the first transistor; and a second capacitor including a second electrode connected to the second electrode of the first transistor.

Claims (66)

1 . A light emitting display device comprising:

a light emitting element including a cathode, and an anode connected to a first driving voltage line;

a first transistor including a gate electrode, a first electrode, and a second electrode;

a second transistor including a gate electrode, a first electrode connected to a data line, and a second electrode connected to the gate electrode of the first transistor;

a third transistor including a gate electrode, a first electrode, and a second electrode connected to the first electrode of the first transistor;

a fourth transistor including a gate electrode, a first electrode connected to a reference voltage line, and a second electrode connected to the gate electrode of the first transistor;

a fifth transistor including a gate electrode, a first electrode connected to the cathode, and a second electrode connected to the first electrode of the first transistor;

a sixth transistor including a gate electrode, a first electrode connected to the second electrode of the first transistor, and a second electrode connected to a second driving voltage line;

a seventh transistor including a gate electrode, a first electrode, and a second electrode connected to the cathode;

an eighth transistor including a gate electrode, a first electrode connected to an initialization voltage line, and a second electrode connected to the second electrode of the first transistor;

a first capacitor including a first electrode connected to the gate electrode of the first transistor and a second electrode connected to the second electrode of the first transistor; and

a second capacitor including a first electrode and a second electrode connected to the second electrode of the first transistor,

wherein in an initialization period, the gate electrode of the fourth transistor receives a gate-on voltage before the gate electrode of the eighth transistor receives the gate-on voltage.

2 . The light emitting display device of claim 1 , wherein:

the gate electrode of the second transistor is connected to a first scan line;

the gate electrode of the third transistor and the gate electrode of the seventh transistor are connected to a second scan line;

the gate electrode of the fourth transistor is connected to a third scan line; and

the gate electrode of the eighth transistor is connected to a fourth scan line.

3 . The light emitting display device of claim 2 , wherein in the initialization period, the gate-on voltage of the fourth transistor is applied to the third scan line, the gate-on voltage of the eighth transistor is applied to the fourth scan line, a gate-off voltage of the second transistor is applied to the first scan line, and a gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line.

4 . The light emitting display device of claim 3 , wherein in a compensation period, a gate-on voltage of the third transistor and the seventh transistor is applied to the second scan line, the gate-on voltage of the fourth transistor is applied to the third scan line, the gate-off voltage of the second transistor is applied to the first scan line, and a gate-off voltage of the eighth transistor is applied to the fourth scan line.

5 . The light emitting display device of claim 4 , wherein in a writing period, a gate-on voltage of the second transistor is applied to the first scan line, the gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line, a gate-off voltage of the fourth transistor is applied to the third scan line, and the gate-off voltage of the eighth transistor is applied to the fourth scan line.

6 . The light emitting display device of claim 2 , wherein the gate electrode of the fifth transistor and the gate electrode of the sixth transistor are connected to a first light emitting signal line.

7 . The light emitting display device of claim 6 , wherein in a light emitting period, a gate-on voltage of the fifth transistor and the sixth transistor is applied to the first light emitting signal line, a gate-off voltage of the second transistor is applied to the first scan line, a gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line, a gate-off voltage of the fourth transistor is applied to the third scan line, and a gate-off voltage of the eighth transistor is applied to the fourth scan line.

8 . The light emitting display device of claim 1 , wherein the first electrode of the third transistor and the first electrode of the seventh transistor are connected to the first driving voltage line.

9 . The light emitting display device of claim 1 , wherein the first electrode of the third transistor and the first electrode of the seventh transistor receive a voltage different from a voltage applied to the first driving voltage line.

10 . The light emitting display device of claim 1 , wherein the first electrode of the second capacitor is connected to the first driving voltage line.

11 . The light emitting display device of claim 1 , wherein the first electrode of the second capacitor receives a voltage different from a voltage applied to the first driving voltage line.

12 . An electronic device comprising:

a light emitting element including a cathode, and an anode connected to a first driving voltage line;

a first transistor including a gate electrode, a first electrode, and a second electrode;

a second transistor including a gate electrode, a first electrode connected to a data line, and a second electrode connected to the gate electrode of the first transistor;

a third transistor including a gate electrode, a first electrode, and a second electrode connected to the first electrode of the first transistor;

a fourth transistor including a gate electrode, a first electrode connected to a reference voltage line, and a second electrode connected to the gate electrode of the first transistor;

a fifth transistor including a gate electrode, a first electrode connected to the cathode, and a second electrode connected to the first electrode of the first transistor;

a sixth transistor including a gate electrode, a first electrode connected to the second electrode of the first transistor, and a second electrode connected to a second driving voltage line;

a seventh transistor including a gate electrode, a first electrode, and a second electrode connected to the cathode;

an eighth transistor including a gate electrode, a first electrode connected to an initialization voltage line, and a second electrode connected to the second electrode of the first transistor;

a first capacitor including a first electrode connected to the gate electrode of the first transistor and a second electrode connected to the second electrode of the first transistor; and

a second capacitor including a first electrode and a second electrode connected to the second electrode of the first transistor,

wherein in an initialization period, the gate electrode of the fourth transistor receives a gate-on voltage before the gate electrode of the eighth transistor receives the gate-on voltage.

13 . The electronic device of claim 12 , wherein:

the gate electrode of the second transistor is connected to a first scan line;

the gate electrode of the third transistor and the gate electrode of the seventh transistor are connected to a second scan line;

the gate electrode of the fourth transistor is connected to a third scan line; and

the gate electrode of the eighth transistor is connected to a fourth scan line.

14 . The electronic device of claim 13 , wherein in the initialization period, the gate-on voltage of the fourth transistor is applied to the third scan line, the gate-on voltage of the eighth transistor is applied to the fourth scan line, a gate-off voltage of the second transistor is applied to the first scan line, and a gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line.

15 . The electronic device of claim 14 , wherein in a compensation period, a gate-on voltage of the third transistor and the seventh transistor is applied to the second scan line, the gate-on voltage of the fourth transistor is applied to the third scan line, the gate-off voltage of the second transistor is applied to the first scan line, and a gate-off voltage of the eighth transistor is applied to the fourth scan line.

16 . The electronic device of claim 15 , wherein in a writing period, a gate-on voltage of the second transistor is applied to the first scan line, the gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line, a gate-off voltage of the fourth transistor is applied to the third scan line, and the gate-off voltage of the eighth transistor is applied to the fourth scan line.

17 . The electronic device of claim 13 , wherein the gate electrode of the fifth transistor and the gate electrode of the sixth transistor are connected to a first light emitting signal line.

18 . The electronic device of claim 17 , wherein in a light emitting period, a gate-on voltage of the fifth transistor and the sixth transistor is applied to the first light emitting signal line, a gate-off voltage of the second transistor is applied to the first scan line, a gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line, a gate-off voltage of the fourth transistor is applied to the third scan line, and a gate-off voltage of the eighth transistor is applied to the fourth scan line.

19 . The electronic device of claim 12 , wherein the first electrode of the third transistor and the first electrode of the seventh transistor are connected to the first driving voltage line.

20 . A light emitting display device comprising:

a light emitting element including a cathode, and an anode connected to a first driving voltage line;

a first transistor including a gate electrode, a first electrode, and a second electrode;

a second transistor including a gate electrode, a first electrode connected to a data line, and a second electrode connected to the gate electrode of the first transistor;

a third transistor including a gate electrode, a first electrode, and a second electrode connected to the first electrode of the first transistor;

a fourth transistor including a gate electrode, a first electrode connected to a reference voltage line, and a second electrode connected to the gate electrode of the first transistor;

a fifth transistor including a gate electrode, a first electrode connected to the cathode, and a second electrode connected to the first electrode of the first transistor;

a sixth transistor including a gate electrode, a first electrode connected to the second electrode of the first transistor, and a second electrode connected to a second driving voltage line;

a seventh transistor including a gate electrode, a first electrode, and a second electrode connected to the cathode;

an eighth transistor including a gate electrode, a first electrode connected to an initialization voltage line, and a second electrode connected to the second electrode of the first transistor;

a first capacitor including a first electrode connected to the gate electrode of the first transistor and a second electrode connected to the second electrode of the first transistor; and

a second capacitor including a first electrode and a second electrode connected to the second electrode of the first transistor,

wherein the gate electrode of the second transistor is connected to a first scan line, the gate electrode of the third transistor and the gate electrode of the seventh transistor are connected to a second scan line, the gate electrode of the fourth transistor is connected to a third scan line, and the gate electrode of the eighth transistor is connected to a fourth scan line,

wherein the gate electrode of the fifth transistor and the gate electrode of the sixth transistor are connected to a first light emitting signal line, and

wherein in a light emitting period, a gate-on voltage of the fifth transistor and the sixth transistor is applied to the first light emitting signal line, a gate-off voltage of the second transistor is applied to the first scan line, a gate-off voltage of the third transistor and the seventh transistor is applied to the second scan line, a gate-off voltage of the fourth transistor is applied to the third scan line, and a gate-off voltage of the eighth transistor is applied to the fourth scan line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2025
From: CHUNG, KYUNG HOON; YU, BYUNG CHANG
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 069788/0975 →
Priority Claims (1)
KR 10-2022-0097340 · Aug 4, 2022 · national
Continuity (2)
Division 18226912 · Jul 27, 2023
Related Publication 20250148987A1 · May 8, 2025
References Cited (18)
US 10181289B1 · Chen · 2019 [cited by examiner]
US 10223967B1 · Kuang et al. · 2019 [cited by applicant]
US 10783830B1 · Lu · 2020 [cited by examiner]
US 20100220038A1 · Chung et al. · 2010 [cited by applicant]
US 20150268763A1 · Zhou et al. · 2015 [cited by applicant]
US 20170213506A1 · Shibusawa et al. · 2017 [cited by applicant]
US 20210327341A1 · Kim et al. · 2021 [cited by applicant]
US 20220013066A1 · Mao · 2022 [cited by applicant]
US 20220101778A1 · Kim · 2022 [cited by examiner]
US 20230061839A1 · In et al. · 2023 [cited by applicant]
KR 101202039B1 · 2012 [cited by applicant]
KR 1020170089400A · 2017 [cited by applicant]
KR 102016391B1 · 2019 [cited by applicant]
KR 20200129242A · 2020 [cited by applicant]
KR 1020210130311A · 2021 [cited by applicant]
KR 20220020473A · 2022 [cited by applicant]
KR 20220025996A · 2022 [cited by applicant]
KR 1020230030104 · 2023 [cited by applicant]