IP Library › Granted Patent US 12,658,143
Granted Patent B2
US 12,658,143 · App. 19/048,890 · Granted Jun 16, 2026

Pixel and gate driving circuit

Inventors: Minjoo Kim (Yongin-si, KR); Wonkyu Kwak (Yongin-si, KR); Minwoo Byun (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
G09G3/3266G09G2300/0417G09G2300/0819G09G2300/0852G09G2300/0861G09G2310/0286G09G2310/08G09G2320/0247G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,658,143
App. No.
19/048,890
Granted
Jun 16, 2026
Kind
B2
Abstract

A pixel includes: a light-emitting diode; a first transistor; a second transistor connected to a gate of the first transistor and to a data line; a third transistor connected to the gate of the first transistor and to a first voltage line; a fourth transistor connected to the first transistor and a second voltage line; a fifth transistor connected to the first transistor and to a third voltage line; and a sixth transistor connected to the first transistor and to the light-emitting diode, where a gate signal supplied to a gate of the sixth transistor is a signal obtained by shifting a gate signal supplied to a gate of the fifth transistor by a certain time.

Claims (66)

1 . A pixel comprising:

a pixel circuit; and

a light-emitting diode connected to the pixel circuit,

wherein the pixel circuit comprises:

a first transistor;

a second transistor connected to a gate of the first transistor and to a data line;

a third transistor connected to a first terminal of the first transistor and to a first voltage line;

a fourth transistor connected to a second terminal of the first transistor and to the light-emitting diode; and

a first capacitor connected between the gate of the first transistor and the second terminal of the first transistor,

wherein a gate signal supplied to a gate of the third transistor is a signal obtained by shifting a gate signal supplied to a gate of the fourth transistor.

2 . The pixel of claim 1 , wherein the first transistor comprises a semiconductor layer comprising an oxide.

3 . The pixel of claim 1 , wherein the fourth transistor is turned-on after the third transistor is turned-on.

4 . The pixel of claim 3 , wherein the pixel circuit further comprising an seventh transistor connected to the first transistor and to a fourth voltage line,

wherein a gate signal supplied to a gate of the sixth transistor and a gate signal supplied to a gate of the seventh transistor are the same.

5 . The pixel of claim 1 , wherein the pixel circuit further comprising

a fifth transistor connected to the gate of the first transistor and to a second voltage line; and

a sixth transistor connected to the light-emitting diode and to a third voltage line.

6 . The pixel of claim 5 , wherein a gate signal supplied to a gate of the sixth transistor is a signal obtained by shifting a gate signal supplied to a gate of the fifth transistor.

7 . The pixel of claim 6 , wherein the fifth transistor is turned-on after the sixth transistor is turned-on.

8 . The pixel of claim 5 , wherein a gate signal supplied to a gate of the sixth transistor is a signal obtained by shifting a gate signal supplied to a gate of the second transistor.

9 . The pixel of claim 8 , wherein the second transistor is turned-on after the sixth transistor is turned-on.

10 . The pixel of claim 1 , wherein the pixel circuit further comprising

a second capacitor connected between the second terminal of the first transistor and the first voltage line.

11 . The pixel of claim 10 , wherein the first transistor comprises a second gate connected to the second terminal of the first transistor.

12 . A display panel comprising:

a plurality of pixels, each of the plurality of pixels comprising;

a pixel circuit; and

a light-emitting diode connected to the pixel circuit,

wherein the pixel circuit comprises:

a first transistor;

a second transistor connected to a gate of the first transistor and to a data line;

a third transistor connected to a first terminal of the first transistor and to a first voltage line; and

a fourth transistor connected to a second terminal of the first transistor and to the light-emitting diode; and

a capacitor connected between the gate of the first transistor and the second terminal of the first transistor,

wherein the plurality of pixels comprises a first pixel in a first pixel row and a second pixel in a second pixel row which is different from the first pixel row,

wherein a gate signal supplied to a gate of the fourth transistor of the first pixel is a gate signal supplied to a gate of the third transistor of the second pixel.

13 . The display panel of claim 12 , wherein the first transistor comprises a semiconductor layer comprising an oxide.

14 . The display panel of claim 12 , wherein, in each of the plurality of pixels, the fourth transistor is turned-on after the third transistor is turned-on.

15 . The display panel of claim 12 , wherein the pixel circuit further comprising:

a fifth transistor connected to the gate of the first transistor and to a second voltage line; and

a sixth transistor connected to the light-emitting diode and to a third voltage line,

wherein a gate signal supplied to a gate of the sixth transistor of the first pixel is a gate signal supplied to a gate of the fifth transistor of the second pixel, and

wherein, in each of the plurality of pixels, the fifth transistor is turned-on after the sixth transistor is turned-on.

16 . The display panel of claim 12 , wherein the pixel circuit further comprising:

a fifth transistor connected to the gate of the first transistor and to a second voltage line; and

a sixth transistor connected to the light-emitting diode and to a third voltage line,

wherein a gate signal supplied to a gate of the sixth transistor of the first pixel is a gate signal supplied to a gate of the second transistor of the second pixel,

wherein, in each of the plurality of pixels, the second transistor is turned-on after the sixth transistor is turned-on.

17 . The display panel of claim 12 , wherein gate-on voltages of gate signals, supplied to gates of the second transistors of pixels in adjacent pixel rows are partially overlap.

18 . An electronic device comprising:

a display panel arranged a plurality of pixels;

a gate driving circuit for outputting gate signals to the plurality of pixels; and

a controller configured generate a control signal transmitted to the gate driving circuit

wherein each of the plurality of pixels comprises:

a pixel circuit; and

a light-emitting diode connected to the pixel circuit,

wherein the pixel circuit comprises:

a first transistor;

a second transistor connected to a gate of the first transistor and to a data line;

a third transistor connected to a first terminal of the first transistor and to a first voltage line; and

a fourth transistor connected to a second terminal of the first transistor and to the light-emitting diode; and

a capacitor connected between the gate of the first transistor and the second terminal of the first transistor,

wherein a gate signal supplied to a gate of the third transistor from the gate driving circuit is a signal obtained by shifting a gate signal supplied to a gate of the fourth transistor from the gate driving circuit.

19 . The electronic device of claim 18 , wherein the fourth transistor is turned-on after the third transistor is turned-on.

20 . The pixel of claim 18 , wherein the plurality of pixels comprises a first pixel in a first row and a second pixel in a second row,

wherein a gate-on voltage of a gate signal supplied to a gate of the second transistor of the first pixel and a gate-on voltage of a gate signal supplied to a gate of the second transistor of the second pixel are partially overlap.

Priority Claims (2)
KR 10-2023-0038264 · Mar 23, 2023 · national
KR 10-2023-0057226 · May 2, 2023 · national
Continuity (2)
Continuation 18406135 · Jan 6, 2024
Related Publication 20250182702A1 · Jun 5, 2025
References Cited (34)
US 8564512B2 · Chung · 2013 [cited by applicant]
US 8830156B2 · Kim et al. · 2014 [cited by applicant]
US 8913090B2 · Chung et al. · 2014 [cited by applicant]
US 10467973B2 · Ko et al. · 2019 [cited by applicant]
US 10997925B2 · Choi · 2021 [cited by applicant]
US 20050057580A1 · Yamano et al. · 2005 [cited by applicant]
US 20080079685A1 · Umezaki · 2008 [cited by examiner]
US 20090224245A1 · Umezaki · 2009 [cited by examiner]
US 20110024750A1 · Yamazaki · 2011 [cited by examiner]
US 20110102403A1 · Kim · 2011 [cited by applicant]
US 20140300399A1 · Miyake et al. · 2014 [cited by applicant]
US 20140333600A1 · Lee et al. · 2014 [cited by applicant]
US 20180226040A1 · Umezaki · 2018 [cited by examiner]
US 20210027701A1 · Park · 2021 [cited by examiner]
US 20210027702A1 · Park et al. · 2021 [cited by applicant]
US 20230027500A1 · Kwon et al. · 2023 [cited by applicant]
US 20230066949A1 · Jeong et al. · 2023 [cited by applicant]
US 20230073923A1 · Heo et al. · 2023 [cited by applicant]
US 20230154406A1 · Kim et al. · 2023 [cited by applicant]
US 20240221651A1 · Park · 2024 [cited by examiner]
KR 100570995B1 · 2006 [cited by applicant]
KR 1020110048751A · 2011 [cited by applicant]
KR 101058115B1 · 2011 [cited by applicant]
KR 101127582B1 · 2012 [cited by applicant]
KR 1020140134045A · 2014 [cited by applicant]
KR 20190012448A · 2019 [cited by applicant]
KR 102024116B1 · 2019 [cited by applicant]
KR 20200026474A · 2020 [cited by applicant]
KR 20200129242A · 2020 [cited by applicant]
KR 1020210011554A · 2021 [cited by applicant]
KR 20210149976A · 2021 [cited by applicant]
KR 102470761B1 · 2022 [cited by applicant]
KR 1020230034469A · 2023 [cited by applicant]
KR 1020230034822A · 2023 [cited by applicant]