IP Library Granted Patent US 12,723,873
Granted Patent B2
US 12,723,873 · App. 18/460,929 · Granted Sep 1, 2026

Overlay measuring method and system, and method of manufacturing a semiconductor device using the same

Inventors: Inho Kwak (Suwon-si, KR); Jinsun Kim (Suwon-si, KR); Moosong Lee (Suwon-si, KR); Seungyoon Lee (Suwon-si, KR); Jeongjin Lee (Suwon-si, KR); Chan Hwang (Suwon-si, KR); Dohyeon Park (Suwon-si, KR); Yeeun Han (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G01B15/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,723,873
App. No.
18/460,929
Granted
Sep 1, 2026
Kind
B2
Abstract

In an overlay measurement method, an overlay mark having programmed overlay values is provided. The overlay mark is scanned with an electron beam to obtain a voltage contrast image. A defect function that changes according to the overlay value is obtained from voltage contrast image data. Self-cross correlation is performed on the defect function to determine an overlay.

Claims (113)

1 . An overlay measurement method, comprising:

providing an overlay mark having designed overlay values;

scanning the overlay mark with an electron beam to obtain a voltage contrast image;

obtaining a defect function from voltage contrast image data of the voltage contrast image, the defect function changing according to the designed overlay values; and

performing self-cross correlation on the defect function to determine an overlay.

2 . The overlay measurement method of claim 1 , wherein the overlay mark is designed such that voltage contrast values according to the designed overlay values have a curve forming a parabola.

3 . The overlay measurement method of claim 2 , wherein in the parabola, the voltage contrast value is at a vertex when the overlay value is 0, and the defect function is symmetric about an axis having the overlay value of 0.

4 . The overlay measurement method of claim 1 , wherein the overlay mark includes multi-layered structures respectively arranged in a plurality of test regions, each multi-layered structure including a lower structure and an upper structure, and the upper structures to have the designed overlay values be misaligned with respect to the lower structures.

5 . The overlay measurement method of claim 1 , wherein the defect function is a function from the designed overlay values to voltage contrast values.

6 . The overlay measurement method of claim 5 , wherein the voltage contrast values indicate average defect rates of each test region corresponding to each overlay value.

7 . The overlay measurement method of claim 1 , wherein performing the self-cross correlation on the defect function to determine the overlay includes:

obtaining a function of the defect function that is symmetric about an axis for which the designed overlay value is zero; and

performing cross correlation between the defect function and the symmetric function to determine the overlay.

8 . The overlay measurement method of claim 7 , wherein the cross correlation between the defect function and the symmetric function is defined by Equation (1),

(

f

*

g

)

(

τ

)

=

Δ

-

f

(

t

)

_

g

(

t

+

τ

)

dt

Equation

(

1

)

where, f is the defect function, g is the symmetric function, f(t) is a complex conjugate of f(t), and τ is displacement or lag.

9 . The overlay measurement method of claim 1 , further comprising:

performing self-cross correlation on a differential function of the defect function to determine asymmetry.

10 . The overlay measurement method of claim 9 , wherein performing the self-cross correlation on the differential function of the defect function to determining the asymmetry includes:

obtaining the differential function of the defect function;

obtaining a second function of the differential function that is symmetric about an axis for which the designed overlay value is zero; and

performing cross correlation between the differential function and the second symmetric function to determine the asymmetry.

11 . An overlay measurement method, comprising:

scanning at least one overlay mark with an electron beam, the at least overlay mark including upper structures misaligned with respect to lower structures so as to have designed overlay values;

detecting secondary electrons emitted from the overlay mark to obtain voltage contrast data;

obtaining a defect function from the voltage contrast data of voltage contrast for overlay;

obtaining a function that is symmetric about overlay axis of the defect function; and

performing cross correlation between the defect function and the symmetric function to calculate an overlay value.

12 . The overlay measurement method of claim 11 , wherein the at least one overlay mark is in a scribe lane region of a wafer.

13 . The overlay measurement method of claim 11 , wherein the overlay mark is designed such that at least some of the voltage contrast values according to the designed overlay values have a curve forming a parabola.

14 . The overlay measurement method of claim 13 , wherein in the parabolic function, the voltage contrast value has a vertex when the overlay value is zero, and the defect function is symmetric about an axis having the overlay value of zero.

15 . The overlay measurement method of claim 11 , wherein the designed overlay values gradually change along one direction.

16 . The overlay measurement method of claim 11 , wherein a voltage contrast value indicates an average defect rate of each test region corresponding to each designed overlay value.

17 . The overlay measurement method of claim 11 , wherein the overlay axis of the defect function is an axis for which the designed overlay value is zero.

18 . The overlay measurement method of claim 11 , wherein the cross correlation between the defect function and the symmetric function is defined by Equation (1),

(

f

*

g

)

(

τ

)

=

Δ

-

f

(

t

)

_

g

(

t

+

τ

)

dt

Equation

(

1

)

where, f is the defect function, g is the symmetric function, f(t) is a complex conjugate of f(t), and τ is as displacement or lag.

19 . The overlay measurement method of claim 11 , further comprising:

performing self-cross correlation on a differential function of the defect function to determine asymmetry.

20 . The overlay measurement method of claim 19 , wherein performing the self-cross correlation on the differential function to determine the asymmetry includes:

obtaining the differential function of the defect function;

obtaining a second function of the differential function that is symmetric about an axis for which the designed overlay value is zero; and

performing cross correlation between the differential function and the second symmetric function to determine the asymmetry.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2023
From: KWAK, INHO; KIM, JINSUN; LEE, MOOSONG; LEE, SEUNGYOON; LEE, JEONGJIN; HWANG, CHAN; PARK, DOHYEON; HAN, YEEUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 064827/0919 →
Priority Claims (1)
KR 10-2022-0127736 · Oct 6, 2022 · national
Continuity (1)
Related Publication 20240133683A1 · Apr 25, 2024
References Cited (19)
US 10483214B2 · Dai et al. · 2019 [cited by applicant]
US 10768533B2 · Xiao et al. · 2020 [cited by applicant]
US 10804170B2 · Shen et al. · 2020 [cited by applicant]
US 10943838B2 · Hoo et al. · 2021 [cited by applicant]
US 11016398B2 · Lo et al. · 2021 [cited by applicant]
US 11762302B2 · Lo et al. · 2023 [cited by applicant]
US 12169366B2 · Tabery et al. · 2024 [cited by applicant]
US 20030021467A1 · Adel et al. · 2003 [cited by applicant]
US 20150285627A1 · Yamaguchi · 2015 [cited by examiner]
US 20190384185A1 · Lo et al. · 2019 [cited by applicant]
US 20210088917A1 · Tabery et al. · 2021 [cited by applicant]
US 20210241449A1 · Wang et al. · 2021 [cited by applicant]
US 20210278771A1 · Lo · 2021 [cited by examiner]
US 20250044710A1 · Fu · 2025 [cited by examiner]
KR 1020170143485A · 2017 [cited by applicant]
KR 1020200083588A · 2020 [cited by applicant]
KR 20200092402A · 2020 [cited by examiner]
Taiwanese Office Action and Search Report dated Apr. 16, 2024 issued in Taiwanese Patent Application No. 112135714. [cited by applicant]
Korean Office Action dated May 11, 2026 issued in corresponding Korean Patent Appln. No. 10-2022-0127736. [cited by applicant]