IP Library › Granted Patent US 12,724,568
Granted Patent B2
US 12,724,568 · App. 18/914,477 · Granted Sep 1, 2026

Unaligned partition tracking in memory devices

Inventors: Juane Li (San Jose, CA); Frederick H. Adi (Castro Valley, CA); Ruipeng Tao (Shanghai, CN)
Assignee: Micron Technology, Inc.
G06F3/0659G06F3/0604G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,724,568
App. No.
18/914,477
Granted
Sep 1, 2026
Kind
B2
Abstract

A memory sub-system includes a memory device and a processing device. The processing device is configured to: receive a read command specifying an identifier of a logical block and a page number; translate the identifier of the logical block into a physical address, the physical address comprising an identifier of a superblock and an identifier of a die; identify, based on block family metadata associated with the memory device, a superblock partition associated with the superblock, the page number, and the die; identify, based on the block family metadata, a block family associated with the superblock partition; determine a read voltage offset associated with the block family and the die; computing a modified read voltage by applying the read voltage offset to a base read level associated with the die; and read, using the modified read voltage, data from a physical page identified by the page number within the superblock.

Claims (41)

1 . A system comprising:

a memory device; and

a processing device, operatively coupled to the memory device, the processing device to perform operations comprising:

receiving a read command specifying an identifier of a logical block and a page number;

translating the identifier of the logical block into a physical address, wherein the physical address comprises an identifier of a superblock and an identifier of a die;

identifying, based on block family metadata associated with the memory device, a first superblock partition associated with the superblock, the page number, and the die;

identifying, based on the block family metadata, a block family associated with the first superblock partition, wherein the block family metadata comprises a first table including a plurality of records, wherein a first record of the plurality of records associates at least a subset of pages of the superblock with the block family, and wherein the first record further specifies a last written page of the superblock and an excluded die of the superblock, wherein the excluded die is added to a second superblock partition identified by a second record of the plurality of records;

determining a read voltage offset associated with the block family and the die;

computing a modified read voltage by applying the read voltage offset to a base read level associated with the die; and

reading, using the modified read voltage, data from a physical page identified by the page number within the superblock.

2 . The system of claim 1 , wherein the block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

3 . The system of claim 1 , wherein the first record further specifies a last written die of the superblock.

4 . The system of claim 1 , wherein the first record further specifies an additional die associated with the superblock.

5 . The system of claim 1 , wherein the block family metadata comprises a second table including a second plurality of records, wherein a record of the second plurality of records associates a plurality of dies of the block family with respective voltage offset bins.

6 . The system of claim 1 , wherein the block family metadata comprises a third table including a third plurality of records, wherein a record of the third plurality of records associates a voltage offset bin with one or more read voltage offsets to be applied to respective base voltage read levels for performing read operations.

7 . A method, comprising:

receiving, by a processing device, a read command specifying an identifier of a logical block and a page number;

translating the identifier of the logical block into a physical address, wherein the physical address comprises an identifier of a superblock and an identifier of a die;

identifying, based on block family metadata associated with a memory device, a first superblock partition associated with the superblock, the page number, and the die;

identifying, based on the block family metadata, a block family associated with the first superblock partition, wherein the block family metadata comprises a first table including a plurality of records, wherein a first record of the plurality of records associates at least a subset of pages of the superblock with the block family, and wherein the first record further specifies a last written page of the superblock and an excluded die of the superblock, wherein the excluded die is added to a second superblock partition identified by a second record of the plurality of records;

determining a read voltage offset associated with the block family and the die;

computing a modified read voltage by applying the read voltage offset to a base read level associated with the die; and

reading, using the modified read voltage, data from a physical page identified by the page number within the superblock.

8 . The method of claim 7 , wherein the block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

9 . The method of claim 7 , wherein the first record further specifies a last written die of the superblock.

10 . The method of claim 7 , wherein the first record further specifies an additional die associated with the superblock.

11 . The method of claim 7 , wherein the block family metadata comprises a second table including a second plurality of records, wherein a record of the second plurality of records associates a plurality of dies of the block family with respective voltage offset bins.

12 . The method of claim 7 , wherein the block family metadata comprises a third table including a third plurality of records, wherein a record of the third plurality of records associates a voltage offset bin with one or more read voltage offsets to be applied to respective base voltage read levels for performing read operations.

13 . A computer-readable non-transitory storage medium comprising executable instructions that, when executed by a processing device, cause the processing device to perform operations, comprising:

receiving a read command specifying an identifier of a logical block and a page number;

translating the identifier of the logical block into a physical address, wherein the physical address comprises an identifier of a superblock and an identifier of a die;

identifying, based on block family metadata associated with a memory device, a first superblock partition associated with the superblock, the page number, and the die;

identifying, based on the block family metadata, a block family associated with the first superblock partition, wherein the block family metadata comprises a first table including a plurality of records, wherein a first record of the plurality of records associates at least a subset of pages of the superblock with the block family, and wherein the first record further specifies a last written page of the superblock and an excluded die of the superblock, wherein the excluded die is added to a second superblock partition identified by a second record of the plurality of records;

determining a read voltage offset associated with the block family and the die;

computing a modified read voltage by applying the read voltage offset to a base read level associated with the die; and

reading, using the modified read voltage, data from a physical page identified by the page number within the superblock.

14 . The computer-readable non-transitory storage medium of claim 13 , wherein the block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

15 . The computer-readable non-transitory storage medium of claim 13 , wherein the first record further specifies a last written die of the superblock.

16 . The computer-readable non-transitory storage medium of claim 13 , wherein the first record further specifies an additional die associated with the superblock.

17 . The computer-readable non-transitory storage medium of claim 13 , wherein the block family metadata comprises a second table including a second plurality of records, wherein a record of the second plurality of records associates a plurality of dies of the block family with respective voltage offset bins.

18 . The computer-readable non-transitory storage medium of claim 13 , wherein the block family metadata comprises a third table including a third plurality of records, wherein a record of the third plurality of records associates a voltage offset bin with one or more read voltage offsets to be applied to respective base voltage read levels for performing read operations.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2024
From: LI, JUANE; ADI, FREDERICK H.; TAO, RUIPENG
To: MICRON TECHNOLOGY, INC.
Reel/Frame 068937/0454 →
Continuity (1)
Related Publication 20260104822A1 · Apr 16, 2026
References Cited (41)
US 9021181B1 · Rotbard et al. · 2015 [cited by applicant]
US 9437320B1 · Nguyen et al. · 2016 [cited by applicant]
US 11231863B2 · Sheperek et al. · 2022 [cited by applicant]
US 11886726B2 · Sheperek et al. · 2024 [cited by applicant]
US 20120173841A1 · Meier et al. · 2012 [cited by applicant]
US 20140286102A1 · Wu et al. · 2014 [cited by applicant]
US 20140293696A1 · Lin et al. · 2014 [cited by applicant]
US 20140334228A1 · Kim et al. · 2014 [cited by applicant]
US 20150117107A1 · Sun et al. · 2015 [cited by applicant]
US 20150339057A1 · Choi et al. · 2015 [cited by applicant]
US 20160118129A1 · Muchherla et al. · 2016 [cited by applicant]
US 20160124641A1 · Kim et al. · 2016 [cited by applicant]
US 20160141042A1 · Peterson et al. · 2016 [cited by applicant]
US 20160328183A1 · Hsieh · 2016 [cited by applicant]
US 20170255403A1 · Sharon et al. · 2017 [cited by applicant]
US 20170271031A1 · Sharon et al. · 2017 [cited by applicant]
US 20190004734A1 · Kirshenbaum et al. · 2019 [cited by applicant]
US 20190130966A1 · Danjean et al. · 2019 [cited by applicant]
US 20190146671A1 · Camp et al. · 2019 [cited by applicant]
US 20200073804A1 · Moon et al. · 2020 [cited by applicant]
US 20200117590A1 · Brandt · 2020 [cited by applicant]
US 20200142799A1 · Hiruta · 2020 [cited by applicant]
US 20200152280A1 · Muchherla et al. · 2020 [cited by applicant]
US 20210026718A1 · Huang · 2021 [cited by applicant]
US 20210134378A1 · Papandreou et al. · 2021 [cited by applicant]
US 20210173577A1 · Kale · 2021 [cited by applicant]
US 20210191617A1 · Sheperek et al. · 2021 [cited by applicant]
US 20210326069A1 · Ish · 2021 [cited by examiner]
US 20210365200A1 · Alwala · 2021 [cited by examiner]
US 20220083463A1 · Muchherla et al. · 2022 [cited by applicant]
US 20220164105A1 · Nowell et al. · 2022 [cited by applicant]
US 20240231632A1 · Kim · 2024 [cited by applicant]
CN 103985415A · 2014 [cited by applicant]
CN 110010184A · 2019 [cited by applicant]
CN 110998735A · 2020 [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/US2020/065781, mailed Jun. 30, 2022, 7 Pages. [cited by applicant]
International Search Report and Written Opinion for International Application No. PCT/US2020/065781, mailed Apr. 5, 2021, 8 Pages. [cited by applicant]
Office Action for Chinese Patent Application No. CN202110428522, mailed Dec. 14, 2023, 8 Pages. [cited by applicant]
International Search Report and Written Opinion for International Application No. PCT/US2025/050811, mailed Feb. 10, 2026, 09 Pages. [cited by applicant]
Rajab M., et al., “Read Threshold Calibration for Non-Volatile Flash Memories,” IEEE , 2019, pp. 109-113. [cited by applicant]
Office Action for Chinese Patent Application No. 202080092412.6, mailed Dec. 9, 2025, 20 Pages. [cited by applicant]