IP Library › Granted Patent US 12,727,245
Granted Patent B2
US 12,727,245 · App. 18/135,550 · Granted Sep 1, 2026

Display device and manufacturing method thereof

Inventors: Kyoung Seok Son (Seoul, KR); Myoung Hwa Kim (Seoul, KR); Jay Bum Kim (Seoul, KR); Seung Jun Lee (Suwon-si, KR); Seung Hun Lee (Seoul, KR); Jun Hyung Lim (Seoul, KR)
Assignee: Samsung Display Co., Ltd.
H10D86/423G09G3/3258G09G3/3291H10K59/124H10K59/1315H10K59/1201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,727,245
App. No.
18/135,550
Granted
Sep 1, 2026
Kind
B2
Abstract

A display device includes a substrate and a pixel disposed on the substrate. The pixel includes a first transistor, a second transistor electrically connected to the first transistor, a third transistor electrically connected to the first transistor, and a light-emitting diode element electrically connected to at least one of the first transistor and the third transistor. The first transistor includes a first semiconductor member and a first gate electrode. The first semiconductor member includes an oxide semiconductor material. The first gate electrode is disposed between the first semiconductor member and the substrate. The second transistor includes a second semiconductor member and a second gate electrode. The second semiconductor member includes the oxide semiconductor material. The second semiconductor member is disposed between the second gate electrode and the substrate. The third transistor includes a third semiconductor member including silicon.

Claims (71)

1 . A display device comprising:

a substrate;

a driving transistor including a first semiconductor layer and a first gate electrode, the first semiconductor layer including an oxide semiconductor material, and the first gate electrode disposed between the substrate and the first semiconductor layer;

a switching transistor electrically connected to the driving transistor and including a second semiconductor layer and a second gate electrode, the second semiconductor layer including an oxide semiconductor material and disposed between the substrate and the second gate electrode; and

an emission control transistor electrically connected to the driving transistor and including a third semiconductor layer and a third gate electrode, the third semiconductor layer including polysilicon and disposed between the substrate and the third gate electrode,

wherein the first semiconductor layer is disposed on a different layer from the third semiconductor layer.

2 . The display device of claim 1 , further comprising:

a driving voltage line configured to transmit a driving voltage,

wherein the emission control transistor is electrically connected between the driving transistor and the driving voltage line.

3 . The display device of claim 1 , further comprising:

a light-emitting diode electrically connected to the emission control transistor,

wherein the emission control transistor is electrically connected between the driving transistor and the light-emitting diode.

4 . The display device of claim 1 , wherein

the driving transistor includes a first source electrode and a first drain electrode, the switching transistor includes a second source electrode and a second drain electrode, and the emission control transistor includes a third source electrode and a third drain electrode, the display device further comprises a first connector connected to one of the first source electrode and the first drain electrode, a second connector connected to one of the second source electrode and the second drain electrode, and a third connector connected to one of the third source electrode and the third drain electrode, and

the first connector, the second connector, and the third connector are formed as a same layer.

5 . The display device of claim 1 , further comprising:

a capacitor electrode disposed between the substrate and the first gate electrode,

wherein the first gate electrode overlaps the capacitor electrode, and

wherein the third gate electrode and the capacitor electrode are formed as a same layer.

6 . The display device of claim 1 , further comprising:

a data line configured to transmit a data signal; and

an emission control line configured to transmit an emission control signal,

wherein the switching transistor is electrically connected to the data line, and

wherein the emission control transistor is electrically connected to the emission control line.

7 . The display device of claim 6 , further comprising:

a light-emitting diode electrically connected to one of the driving transistor and the emission control transistor.

8 . The display device of claim 1 , further comprising:

a first insulating layer disposed on the substrate;

a second insulating layer disposed on the first insulating layer;

a third insulating layer disposed on the second insulating layer;

a fourth insulating layer disposed on the third insulating layer;

a first connector connected to the driving transistor through a contact hole formed in the fourth insulating layer;

a second connector connected to the switching transistor through a contact hole formed in the fourth insulating layer; and

a third connector connected to the emission control transistor through a contact hole formed in the first, second, third, and fourth insulating layers.

9 . The display device of claim 8 , wherein

the first semiconductor layer and the second semiconductor layer are formed as a same layer.

10 . The display device of claim 8 , further comprising

a fifth insulating layer disposed on the fourth insulating layer;

a pixel electrode disposed on the fifth insulating layer and connected to the first connector through a contact hole formed in the fifth insulating layer.

11 . A display device comprising:

a substrate;

a driving transistor including a first semiconductor layer and a first gate electrode, the first semiconductor layer including an oxide semiconductor material, and the first gate electrode disposed between the substrate and the first semiconductor layer;

a switching transistor electrically connected to the driving transistor and including a second semiconductor layer and a second gate electrode, the second semiconductor layer including an oxide semiconductor material and disposed between the substrate and the second gate electrode;

an emission control transistor electrically connected to the driving transistor and including a third semiconductor layer and a third gate electrode, the third semiconductor layer including polysilicon and disposed between the substrate and the third gate electrode; and

a light blocking layer disposed between the substrate and the second semiconductor layer,

wherein the second semiconductor layer overlaps the light blocking layer, and

wherein the first gate electrode and the light blocking layer are formed as a same layer.

12 . A display device comprising:

a substrate;

a driving transistor including a first semiconductor layer and a first gate electrode, the first semiconductor layer including an oxide semiconductor material, and the first gate electrode disposed between the substrate and the first semiconductor layer;

a switching transistor electrically connected to the driving transistor and including a second semiconductor layer and a second gate electrode, the second semiconductor layer including an oxide semiconductor material and disposed between the substrate and the second gate electrode;

an emission control transistor electrically connected to the driving transistor and including a third semiconductor layer and a third gate electrode, the third semiconductor layer including polysilicon and disposed between the substrate and the third gate electrode;

a first insulating layer disposed on the substrate;

a second insulating layer disposed on the first insulating layer;

a third insulating layer disposed on the second insulating layer; and

a fourth insulating layer disposed on the third insulating layer,

wherein the first gate electrode is disposed between the second insulating layer and the third insulating layer, and

wherein the second gate electrode is disposed between the third insulating layer and the fourth insulating layer.

13 . The display device of claim 12 , wherein

the third gate electrode is disposed between the first insulating layer and the second insulating layer.

14 . The display device of claim 12 , wherein

the first semiconductor layer is disposed between the third insulating layer and the fourth insulating layer,

the second semiconductor layer is disposed between the third insulating layer and the fourth insulating layer, and

the third semiconductor layer is disposed between the first insulating layer and the substrate.

15 . The display device of claim 14 , wherein

the first semiconductor layer and the second semiconductor layer are formed as a same layer.

16 . The display device of claim 14 , further comprising:

an insulator disposed between the second semiconductor layer and the second gate electrode and between the third insulating layer and the fourth insulating layer.

17 . The display device of claim 15 , wherein

the driving transistor further includes a first source electrode and a first drain electrode contacting the first semiconductor layer, and

the first source electrode, the first drain electrode, and the second gate electrode are formed as a same layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2023
From: SON, KYOUNG SEOK; KIM, MYOUNG HWA; KIM, JAY BUM; LEE, SEUNG JUN; LEE, SEUNG HUN; LIM, JUN HYUNG
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 063368/0355 →
Priority Claims (1)
KR 10-2018-0126706 · Oct 23, 2018 · national
Continuity (3)
Continuation 17344860 · Jun 10, 2021
Division 16562384 · Sep 5, 2019
Related Publication 20230255077A1 · Aug 10, 2023
References Cited (23)
US 9129927B2 · Gupta et al. · 2015 [cited by applicant]
US 11871596B2 · Kim et al. · 2024 [cited by applicant]
US 11876099B2 · Osawa et al. · 2024 [cited by applicant]
US 20150222889A1 · Kim · 2015 [cited by examiner]
US 20150243203A1 · Kim et al. · 2015 [cited by applicant]
US 20170125452A1 · Ide et al. · 2017 [cited by applicant]
US 20170193919A1 · Hwang et al. · 2017 [cited by applicant]
US 20170294497A1 · Lius et al. · 2017 [cited by applicant]
US 20180061857A1 · Kanda et al. · 2018 [cited by applicant]
US 20180062105A1 · Lius · 2018 [cited by examiner]
US 20180158843A1 · Lius et al. · 2018 [cited by applicant]
US 20180197474A1 · Jeon et al. · 2018 [cited by applicant]
US 20180277614A1 · Ono et al. · 2018 [cited by applicant]
US 20190305064A1 · Kuniyoshi · 2019 [cited by examiner]
JP 2018031976A · 2018 [cited by applicant]
KR 1020150007742A · 2015 [cited by applicant]
KR 1020150100515A · 2015 [cited by applicant]
KR 1020160002584A · 2016 [cited by applicant]
KR 1020160018825A · 2016 [cited by applicant]
KR 1020170044167A · 2017 [cited by applicant]
KR 1020180026610A · 2018 [cited by applicant]
KR 1020180077954A · 2018 [cited by applicant]
Korean Notice of Allowance corresponding to Application No. 10-2018-0126706 and issued on Jun. 27, 2024, 7 pages. [cited by applicant]