IP Library › Granted Patent US 12,733,285
Granted Patent B2
US 12,733,285 · App. 18/260,255 · Granted Sep 8, 2026

Semiconductor device, electronic device, and method for manufacturing semiconductor device

Inventors: Yoshiaki Yanagawa (Kanagawa, JP); Takushi Shigetoshi (Kanagawa, JP)
Assignee: SONY GROUP CORPORATION
H10F39/811H10F39/018H10F39/024H10F39/8057H10F39/809
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,733,285
App. No.
18/260,255
Granted
Sep 8, 2026
Kind
B2
Abstract

Provided are a semiconductor device capable of constituting a through electrode having a desired shape, an electronic device, and a method for manufacturing a semiconductor device. The semiconductor device includes a first substrate including silicon, a first film formed on at least some surfaces of a hole-shaped portion formed in the first substrate, and a photosensitive second film covering at least a part of a side surface of the hole-shaped portion with the first film interposed therebetween.

Claims (36)

1 . A semiconductor device, comprising:

a first substrate that includes:

silicon;

a semiconductor substrate that includes a hole-shaped portion; and

a multilayer wiring layer connected to the semiconductor substrate, wherein

the hole-shaped portion is a through hole that penetrates the multilayer wiring layer from a surface of the semiconductor substrate, and

the multilayer wiring layer includes a logic circuit;

a first film on at least one surface of the hole-shaped portion;

a photosensitive second film that covers at least a part of a side surface of the hole-shaped portion, wherein

the at least one surface of the hole-shaped portion includes the side surface of the hole-shaped portion, and

the first film is between the side surface of the hole-shaped portion and the photosensitive second film; and

a second substrate includes a pixel region, wherein

the pixel region includes pixel units, and

the second substrate is different from the first substrate.

2 . The semiconductor device according to claim 1 , wherein the first film absorbs light having a wavelength sensitive to the photosensitive second film.

3 . The semiconductor device according to claim 2 , wherein the first film has a different thickness depending on a position where the first film is formed.

4 . The semiconductor device according to claim 3 , wherein the first film has different absorption characteristics or reflection characteristics of the light depending on the thickness.

5 . The semiconductor device according to claim 1 , wherein the first film has an adsorption force of one of specific value or more than the specific value with respect to the first substrate and the photosensitive second film.

6 . The semiconductor device according to claim 1 , wherein the first film is a substance that includes at least one of silicon nitride (SiN), silicon oxynitride (SiOxNy), or titanium nitride (TiN).

7 . The semiconductor device according to claim 1 , wherein the photosensitive second film is an insulating film.

8 . The semiconductor device according to claim 7 , wherein the photosensitive second film is a substance that includes at least one of polyimide, silicone, acryl, epoxy, or spin-on carbon (SOC).

9 . The semiconductor device according to claim 1 , further comprising:

a first connection conductor that covers the multilayer wiring layer;

an electrode on a side of the surface of the semiconductor substrate, wherein the electrode is electrically connected to an external substrate; and

a second connection conductor that connects the first connection conductor and the electrode.

10 . The semiconductor device according to claim 9 , wherein the first film is on at least a part of the surface of the semiconductor substrate, a side wall surface of the through hole, or a surface of the multilayer wiring layer on a side of the semiconductor substrate.

11 . The semiconductor device according to claim 9 , wherein the first film is formed only on a side wall surface of the through hole.

12 . The semiconductor device according to claim 9 , wherein the first film is formed only on a bottom portion of the through hole.

13 . The semiconductor device according to claim 9 , wherein the photosensitive second film is formed on a surface of the first substrate and a side wall surface of the through hole.

14 . The semiconductor device according to claim 1 , wherein the multilayer wiring layer further includes at least one of a memory circuit, a control circuit, or an interposer.

15 . The semiconductor device according to claim 14 , wherein

the pixel units are configured to:

execute photoelectric conversion; and

output a pixel signal based on the photoelectric conversion,

the pixel units are two-dimensionally arranged, and

the logic circuit is configured to process the pixel signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2026
From: SONY GROUP CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 074721/0815 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2023
From: YANAGAWA, YOSHIAKI; SHIGETOSHI, TAKUSHI
To: SONY GROUP CORPORATION
Reel/Frame 064136/0378 →
Priority Claims (1)
JP 2021-003516 · Jan 13, 2021 · national
Continuity (1)
Related Publication 20240055461A1 · Feb 15, 2024
References Cited (8)
US 20180012867A1 · Kim · 2018 [cited by examiner]
US 20180145104A1 · Kim · 2018 [cited by examiner]
JP 2005019521A · 2005 [cited by applicant]
JP 3970210B2 · 2007 [cited by examiner]
JP 2015088618A · 2015 [cited by applicant]
JP 2016171256A · 2016 [cited by applicant]
JP 2018200944A · 2018 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2021/047716, issued on Mar. 15, 2022, 09 pages of ISRWO. [cited by applicant]