IP Library › Granted Patent US 12,733,320
Granted Patent B2
US 12,733,320 · App. 18/285,190 · Granted Sep 8, 2026

Display device comprising semiconductor light-emitting diode

Inventors: Doohyun Yoon (Paju-si, KR); Hun Jang (Paju-si, KR); Sul Lee (Paju-si, KR); Hooyoung Song (Seoul, KR)
Assignees: LG DISPLAY CO., LTD.; LG ELECTRONICS INC.
H10H20/857H10H20/8312H10W90/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,733,320
App. No.
18/285,190
Granted
Sep 8, 2026
Kind
B2
Abstract

A display device including a semiconductor light emitting device according to an embodiment can include a substrate, first assembly wiring and second assembly wiring alternately arranged on the substrate and spaced apart from each other, a planarization layer disposed on the first assembly wiring and the second assembly wiring and having a first opening, and a light emitting device disposed inside the first opening, wherein the first electrode overlaps the plurality of first assembly wirings and the plurality of second assembly wirings. The first electrode may be electrically connected to one of the first assembly wiring and the second assembly wiring.

Claims (57)

1 . A display device including a semiconductor light emitting device comprising:

a substrate;

a first assembly wiring and a second assembly wiring alternately arranged on the substrate and spaced apart from each other;

a planarization layer disposed on the first assembly wiring and the second assembly wiring and having a first opening;

a semiconductor light emitting device having a first electrode, disposed inside the first opening, and overlapping the first assembly wiring and the second assembly wiring; and

an insulating layer between the first assembly wiring and the first electrode of the semiconductor light emitting device,

wherein the first electrode of the semiconductor light emitting device is electrically connected to one of the first assembly wiring and the second assembly wiring,

wherein the second assembly wiring is exposed from the insulating layer at the first opening,

wherein the first assembly wiring comprises a first conductive layer disposed on the substrate, and a first clad layer in contact with the first conductive layer,

wherein the second assembly wiring comprises a second conductive layer disposed on the insulating layer, and a second clad layer in contact with the second conductive layer, and

wherein the first electrode of the semiconductor light emitting device is in contact with the second clad layer.

2 . The display device including the semiconductor light emitting device according to claim 1 , wherein a portion of the first conductive layer, a portion of the first clad layer, a portion of the second conductive layer, a portion of the second clad layer are configured to overlap the first opening, and

wherein the second clad layer is disposed on the insulating layer.

3 . The display device including the semiconductor light emitting device according to claim 1 , wherein the first conductive layer and the second conductive layer are configured to overlap the planarization layer, and

wherein a portion of each of the first clad layer and the second clad layer is disposed inside the first opening.

4 . The display device including the semiconductor light emitting device according to claim 2 , wherein the first clad layer is disposed below the insulating layer, and

wherein the second clad layer is disposed on the insulating layer.

5 . The display device including the semiconductor light emitting device according to claim 2 , wherein the first clad layer and the second clad layer are disposed on the same plane under the insulating layer, and

wherein the second clad layer is electrically connected to the second conductive layer on the insulating layer through a contact hole in the insulating layer.

6 . The display device including the semiconductor light emitting device according to claim 1 , wherein the first assembly wiring and the second assembly wiring are arranged on a same plane.

7 . The display device including the semiconductor light emitting device according to claim 6 , wherein a portion of the first assembly wiring and a portion of the second assembly wiring overlap the first opening, and

wherein a sum of a width of a portion of the first assembly wiring in the first opening and a width between the first assembly wiring and the second assembly wiring in the first opening is smaller than a height of the light emitting device.

8 . The display device including the semiconductor light emitting device according to claim 6 , further comprising a protrusion configured to protrude from a side wall of the planarization layer in the first opening and configured to cover a portion of the first assembly wiring and a portion of the second assembly wiring.

9 . The display device including the semiconductor light emitting device according to claim 1 , further comprising a ground pad electrically connected to an active area of the substrate.

10 . The display device including the semiconductor light emitting device according to claim 1 , wherein the first assembly wiring comprises a first conductive layer and a first clad layer on the first conductive layer,

wherein the second assembly wiring comprises a second conductive layer and a second clad layer on the second conductive layer,

wherein the first clad layer comprises a first-first clad layer and a first-second clad layer extending from the first-first clad layer,

wherein the second clad layer comprises a second-first clad layer and a second-second clad layer extending from the second-first clad layer, and

wherein the first-second clad layer and the second-second clad layer are configured to overlap vertically.

11 . The display device including the semiconductor light emitting device according to claim 10 , wherein the second-second clad layer comprises an electrode hole.

12 . A display device including a semiconductor light emitting device comprising:

a substrate;

a first assembly wiring and a second assembly wiring alternately arranged on the substrate and spaced apart from each other;

a planarization layer disposed on the first assembly wiring and the second assembly wiring and having a first opening; and

a semiconductor light emitting device having a first electrode, disposed inside the first opening, and overlapping the first assembly wiring and the second assembly wiring,

wherein the first electrode of the semiconductor light emitting device is electrically connected to one of the first assembly wiring and the second assembly wiring,

wherein the first assembly wiring and the second assembly wiring are arranged on a same plane,

wherein the first assembly wiring vertically overlaps the second assembly wiring, and

wherein the second assembly wiring comprises an electrode hole in an area vertically overlapping with the first assembly wiring.

13 . A display device including a semiconductor light emitting device comprising:

a substrate having a plurality of sub-pixels defined;

a first assembly wiring arranged along a plurality of sub-pixels arranged on a same line among the plurality of sub-pixels;

a second assembly wiring arranged along the plurality of sub-pixels arranged on the same line among the plurality of sub-pixels and adjacent to each of the first assembly wiring; and

a planarization layer comprising a first opening and overlapping the first assembly wiring and the second assembly wiring,

wherein each of the plurality of sub-pixels comprises a light emitting device disposed in the first opening and electrically connected to the second assembly wiring,

wherein the first assembly wiring is configured to vertically overlap the second assembly wiring, and

wherein the second assembly wiring comprises an electrode hole in a region vertically overlapping the first assembly wiring.

14 . The display device including the semiconductor light emitting device according to claim 13 , wherein the light emitting device is bonded to the second assembly wiring at the first opening.

15 . The display device including the semiconductor light emitting device according to claim 14 , wherein each of the first assembly wirings comprises a first conductive layer and a first clad layer electrically connected to the first conductive layer,

wherein each of the second assembly wirings comprises a second conductive layer; and a second clad layer electrically connected to the second conductive layer, and

wherein the first conductive layer and the first clad layer are made of different materials, and the second conductive layer and the second clad layer are made of different materials.

16 . The display device including the semiconductor light emitting device according to claim 15 , further comprising an insulating layer covering the first conductive layer and the first clad layer,

wherein the second conductive layer is disposed on the insulating layer,

wherein the planarization layer covers the first conductive layer and the second conductive layer,

wherein the first clad layer is configured to extend from the first conductive layer to the inside of the first opening, and

wherein the second clad layer is configured to extend from the second conductive layer to the inside of the first opening and is configured to contact the plurality of light emitting devices.

17 . The display device including the semiconductor light emitting device according to claim 13 , further comprising ground pad electrically connected to an active area of the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2023
From: YOON, DOOHYUN; JANG, HUN; LEE, SUL; SONG, HOOYOUNG
To: LG DISPLAY CO., LTD.; LG ELECTRONICS INC.
Reel/Frame 065561/0705 →
Priority Claims (1)
KR 10-2021-0042251 · Mar 31, 2021 · national
Continuity (1)
Related Publication 20240186472A1 · Jun 6, 2024
References Cited (23)
US 20060057293A1 · Sharma et al. · 2006 [cited by applicant]
US 20170069609A1 · Zhang · 2017 [cited by examiner]
US 20170358563A1 · Cho et al. · 2017 [cited by applicant]
US 20180190672A1 · Lee et al. · 2018 [cited by applicant]
US 20180358339A1 · Iguchi · 2018 [cited by examiner]
US 20190051242A1 · Lee · 2019 [cited by examiner]
US 20200203321A1 · Choi et al. · 2020 [cited by applicant]
US 20200328249A1 · Chaji et al. · 2020 [cited by applicant]
US 20210066270A1 · Hsieh et al. · 2021 [cited by applicant]
US 20220223575A1 · Kim et al. · 2022 [cited by applicant]
US 20220293823A1 · Chang et al. · 2022 [cited by applicant]
US 20220351993A1 · Jeong et al. · 2022 [cited by applicant]
US 20230059135A1 · Chang et al. · 2023 [cited by applicant]
KR 1020180082003A · 2018 [cited by applicant]
KR 101987196B1 · 2019 [cited by applicant]
KR 1020190075869A · 2019 [cited by applicant]
KR 1020190104276A · 2019 [cited by applicant]
KR 1020190143840A · 2019 [cited by applicant]
KR 1020200026681A · 2020 [cited by applicant]
KR 1020200026845A · 2020 [cited by applicant]
KR 1020200115868A · 2020 [cited by applicant]
KR 102200046B1 · 2021 [cited by applicant]
International Search Report for PCT/KR2022/004644 mailed on Jul. 15, 2022. [cited by applicant]