IP Library › Granted Patent US 12,740,122
Granted Patent B2
US 12,740,122 · App. 18/380,951 · Granted Sep 15, 2026

Semiconductor device including backside source/drain contact structure with contact spacer and backside gate contact structure

Inventors: Seungchan Yun (Waterford, NY); Jason Martineau (Fremont, CA); Kang-ill Seo (Springfield, VA)
Assignee: Samsung Electronics Co., Ltd.
H10D64/017H10D30/014H10D30/43H10D30/6735H10D30/6757H10D62/116H10D62/121H10D62/151H10D64/021H10D84/013H10D84/0147H10D84/0149H10D84/038H10D84/83
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,740,122
App. No.
18/380,951
Granted
Sep 15, 2026
Kind
B2
Abstract

A semiconductor device includes: a 1 st source/drain region; a 2 nd source/drain region; a channel structure connecting the 1 st source/drain region to the 2 nd source/drain region; a gate structure configured to control the channel structure; a backside source/drain contact structure connected to a bottom surface of the 1 st source/drain region; a backside isolation structure at a lower portion of the semiconductor device; and a 1 st contact spacer on the backside source/drain contact structure, wherein the 1 st contact spacer is configured to isolate the backside source/drain contact structure from another circuit element in the backside isolation structure.

Claims (49)

1 . A semiconductor device comprising:

a 1 st source/drain region;

a 2 nd source/drain region;

a channel structure connecting the 1 st source/drain region to the 2 nd source/drain region;

a gate structure configured to control the channel structure;

a backside gate contact structure connected to a bottom surface of the gate structure;

a backside isolation structure at a lower portion of the semiconductor device;

a backside source/drain contact structure connected to a bottom surface of the 1 st source/drain region in the backside isolation structure;

a 1 st contact spacer on the backside source/drain contact structure,

wherein the 1 st contact spacer is configured to isolate the backside source/drain contact structure from another circuit element in the backside isolation structure, and

wherein the backside isolation structure is formed between the backside gate contact structure and the 1 st contact spacer and isolates the backside gate contact structure from the 1 st contact spacer.

2 . The semiconductor device of claim 1 , wherein the 1 st contact spacer is formed on a side surface of the backside source/drain contact structure, and comprises an isolation material.

3 . The semiconductor device of claim 1 , wherein the backside gate contact structure contacts the 1 st contact spacer.

4 . The semiconductor device of claim 1 , further comprising:

a placeholder structure connected to a bottom surface of the 2 nd source/drain region; and

a 2 nd contact spacer on the placeholder structure, the 2 nd contact spacer isolating the placeholder structure from another circuit element in the backside isolation structure.

5 . The semiconductor device of claim 4 , wherein the 2 nd contact spacer comprises:

a side spacer on a side surface of the placeholder structure; and

a bottom spacer on a bottom surface of the placeholder structure.

6 . The semiconductor device of claim 4 , further comprising a frontside source/drain contact structure connected to the 2 nd source/drain region.

7 . The semiconductor device of claim 4 , further comprising:

a backside gate contact structure connected to a bottom surface of the gate structure.

8 . The semiconductor device of claim 7 , wherein the backside gate contact structure is formed between the 1 st contact spacer and the 2 nd contact spacer.

9 . A semiconductor device comprising:

a 1 st source/drain region;

a 2 nd source/drain region;

a channel structure connecting the 1 st source/drain region to the 2 nd source/drain region;

a gate structure configured to control the channel structure;

a backside isolation structure at a lower portion of the semiconductor device; and

a backside gate contact structure connected to a bottom surface of the gate structure in the backside isolation structure,

wherein the backside gate contact structure is misaligned with the bottom surface of the gate structure to be closer to the 2 nd source/drain region than the 1 st source/drain region,

wherein a portion of the backside gate contact structure does not contact the bottom surface of the gate structure, and

wherein the portion of the backside gate contact structure that does not contact the bottom surface of the gate structure contacts a bottom surface of an inner spacer formed between the gate structure and the 1 st source/drain region.

10 . The semiconductor device of claim 9 , wherein the backside gate contact structure is formed to be closer to the 1 st source/drain region than the 2 nd source/drain region.

11 . The semiconductor device of claim 9 , further comprising:

a backside source/drain contact structure connected to a bottom surface of the 1 st source/drain region; and

a 1 st contact spacer on the backside source/drain contact structure, the 1 st contact spacer configured to isolate the backside source/drain contact structure from another circuit element in the backside isolation structure.

12 . The semiconductor device of claim 11 , wherein the backside gate contact structure contacts the 1 st contact spacer.

13 . The semiconductor device of claim 12 , further comprising:

a placeholder structure connected to a bottom surface of the 2 nd source/drain region; and

a 2 nd contact spacer on the placeholder structure, the 2 nd contact spacer isolating the placeholder structure from another circuit element in the backside isolation structure.

14 . The semiconductor device of claim 13 , further comprising a frontside source/drain contact structure connected to the 2 nd source/drain region.

15 . A method of manufacturing a semiconductor device, comprising:

forming a placeholder structure on a bottom surface of a source/drain region;

forming a contact spacer on the placeholder structure;

forming a backside gate contact structure on a bottom surface of a gate structure;

a backside isolation structure at a lower portion of the semiconductor device; and

replacing the placeholder structure with a backside source/drain contact structure such that the backside source/drain contact structure is surrounded by the contact spacer,

wherein the backside isolation structure is formed between the backside gate contact structure and the contact spacer and isolates the backside gate contact structure from the contact spacer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2023
From: YUN, SEUNGCHAN; MARTINEAU, JASON; SEO, KANG-ILL
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 065254/0541 →
Continuity (2)
Provisional Application 63468912 · May 25, 2023
Related Publication 20240395900A1 · Nov 28, 2024
References Cited (20)
US 10083963B2 · Goktepeli et al. · 2018 [cited by applicant]
US 10868193B2 · Sengupta et al. · 2020 [cited by applicant]
US 11532744B2 · Chen et al. · 2022 [cited by applicant]
US 11616143B2 · Chen et al. · 2023 [cited by applicant]
US 11699742B2 · Chung · 2023 [cited by examiner]
US 12362004B2 · Sung · 2025 [cited by examiner]
US 12494428B2 · Xie · 2025 [cited by examiner]
US 12495587B2 · Cheng · 2025 [cited by examiner]
US 20200294998A1 · Lilak et al. · 2020 [cited by applicant]
US 20210074823A1 · Glass et al. · 2021 [cited by applicant]
US 20210375664A1 · Chang et al. · 2021 [cited by applicant]
US 20220216340A1 · Lin et al. · 2022 [cited by applicant]
US 20220271138A1 · Su et al. · 2022 [cited by applicant]
US 20220359679A1 · Lu · 2022 [cited by examiner]
US 20240186219A1 · Kang · 2024 [cited by examiner]
US 20240186374A1 · Xie · 2024 [cited by examiner]
US 20240321747A1 · Xie · 2024 [cited by examiner]
US 20240355708A1 · Huang · 2024 [cited by examiner]
US 20240373654A1 · Kang · 2024 [cited by examiner]
European Extended Search Report issued Oct. 23, 2024 by the European Patent Office for EP Patent Application No. 24173353.4. [cited by applicant]