IP Library › Granted Patent US 12,748,903
Granted Patent B2
US 12,748,903 · App. 18/049,585 · Granted Sep 29, 2026

Adaptable framework for circuit design simulation verification

Inventors: Rajvinder S. Klair (San Jose, CA); Saikat Bandyopadhyay (San Jose, CA)
Assignee: Xilinx, Inc.
G06F30/33G06F30/31G06F2111/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,748,903
App. No.
18/049,585
Granted
Sep 29, 2026
Kind
B2
Abstract

An adaptable framework for circuit design simulation verification generates a simulation database for a circuit design and processed design data for the circuit design. The processed design data includes source files for the circuit design referenced by the simulation database. The simulation database and the processed design data are exported from a host integrated development environment (IDE). A template writer configured to generate a simulation script for the circuit design using the simulation database is provided. The simulation script is generated by executing the template writer. The simulation script is generated according to one or more user-specified parameters of the template writer using the simulation database and the processed design data as exported.

Claims (36)

1 . A method, comprising:

generating, using computer hardware, a simulation database for a circuit design and processed design data for the circuit design, wherein the processed design data includes source files for the circuit design referenced by the simulation database;

exporting the simulation database and the processed design data from a host integrated development environment (IDE);

providing a template writer configured to generate a simulation script for the circuit design using the simulation database; and

generating the simulation script by executing the template writer, wherein the simulation script is generated according to one or more user-specified parameters of the template writer using the simulation database and the processed design data as exported;

wherein the simulation script is executable to simulate the circuit design based on the simulation database and the processed design data as exported without access to the host IDE.

2 . The method of claim 1 , wherein the template writer calls one or more class library application programming interfaces that operate on the simulation database to generate the simulation script.

3 . The method of claim 2 , wherein the class library application programming interfaces include one or more user-contributed application programming interfaces that extend functionality of the template writer.

4 . The method of claim 1 , wherein the simulation database includes complete information for compiling, elaborating, and simulating the circuit design.

5 . The method of claim 1 , wherein the one or more user-specified parameters indicate a type and a number of simulation scripts to generate.

6 . The method of claim 5 , wherein the type and the number of simulation scripts are selected from a 3-step option including separate compile, elaborate, and simulate scripts and a makefile option including a single script configured to perform compilation, elaboration, and simulation.

7 . The method of claim 1 , wherein the one or more user-specified parameters indicate a scripting language in which to generate the simulation script.

8 . The method of claim 1 , wherein the one or more user-specified parameters indicate a script format of basic or advanced.

9 . The method of claim 1 , wherein the generating the simulation script by executing the template writer is performed in a standalone computing environment that is independent of the host IDE.

10 . A system, comprising:

one or more processors configured to execute operations including:

generating a simulation database for a circuit design and processed design data for the circuit design, wherein the processed design data includes source files for the circuit design referenced by the simulation database;

exporting the simulation database and the processed design data from a host integrated development environment (IDE);

providing a template writer configured to generate a simulation script for the circuit design using the simulation database; and

generating the simulation script by executing the template writer, wherein the simulation script is generated according to one or more user-specified parameters of the template writer using the simulation database and the processed design data as exported;

wherein the simulation script is executable to simulate the circuit design based on the simulation database and the processed design data as exported without access to the host IDE.

11 . The system of claim 10 , wherein the template writer calls one or more class library application programming interfaces that operate on the simulation database to generate the simulation script.

12 . The system of claim 11 , wherein the class library application programming interfaces include one or more user-contributed application programming interfaces that extend functionality of the template writer.

13 . The system of claim 10 , wherein the simulation database includes complete information for compiling, elaborating, and simulating the circuit design.

14 . The system of claim 10 , wherein the one or more user-specified parameters indicate a type and number of simulation scripts to generate.

15 . The system of claim 14 , wherein the type and number of simulation scripts are selected from a 3-step option including separate compile, elaborate, and simulate scripts and a makefile option including a single script configured to perform compilation, elaboration, and simulation.

16 . The system of claim 10 , wherein the one or more user-specified parameters indicate a scripting language in which to generate the simulation script.

17 . The system of claim 10 , wherein the one or more user-specified parameters indicate a script format of basic or advanced.

18 . The system of claim 10 , wherein the generating the simulation script by executing the template writer is performed in a standalone computing environment that is independent of the host IDE.

19 . A computer program product comprising one or more computer readable storage mediums having program instructions embodied therewith, wherein the program instructions are executable by one or more processors to cause the one or more processors to execute operations comprising:

generating a simulation database for a circuit design and processed design data for the circuit design, wherein the processed design data includes source files for the circuit design referenced by the simulation database;

exporting the simulation database and the processed design data from a host integrated development environment (IDE);

providing a template writer configured to generate a simulation script for the circuit design using the simulation database; and

generating the simulation script by executing the template writer, wherein the simulation script is generated according to one or more user-specified parameters of the template writer using the simulation database and the processed design data as exported;

wherein the simulation script is executable to simulate the circuit design based on the simulation database and the processed design data as exported without access to the host IDE.

20 . The computer program product of claim 19 , wherein the template writer calls one or more class library application programming interfaces that operate on the simulation database to generate the simulation script.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: BANDYOPADHYAY, SAIKAT; KLAIR, RAJVINDER S.
To: XILINX, INC.
Reel/Frame 061620/0227 →
Continuity (2)
Related Publication 20240135074A1 · Apr 25, 2024
Related Publication 20240232482A9 · Jul 11, 2024
References Cited (28)
US 7197445B1 · Deepak et al. · 2007 [cited by applicant]
US 7302377B1 · Deepak · 2007 [cited by applicant]
US 7330808B1 · Jorgensen et al. · 2008 [cited by applicant]
US 7451417B1 · Campbell · 2008 [cited by applicant]
US 7590137B1 · Chan · 2009 [cited by applicant]
US 7636653B1 · Chan · 2009 [cited by applicant]
US 7673201B1 · Chan · 2010 [cited by applicant]
US 7707019B1 · Ballagh et al. · 2010 [cited by applicant]
US 7721090B1 · Deepak et al. · 2010 [cited by applicant]
US 7739092B1 · Ballagh et al. · 2010 [cited by applicant]
US 7895026B1 · Kelly et al. · 2011 [cited by applicant]
US 7930162B1 · Chan et al. · 2011 [cited by applicant]
US 8041553B1 · Hernandez et al. · 2011 [cited by applicant]
US 8074077B1 · Neema et al. · 2011 [cited by applicant]
US 8150638B1 · Wu et al. · 2012 [cited by applicant]
US 8195441B1 · Ou et al. · 2012 [cited by applicant]
US 8352229B1 · Ma · 2013 [cited by examiner]
US 8769448B1 · Sundararajan et al. · 2014 [cited by applicant]
US 9117043B1 · Huang et al. · 2015 [cited by applicant]
US 9223910B1 · Ghosh et al. · 2015 [cited by applicant]
US 9811618B1 · Parekh et al. · 2017 [cited by applicant]
US 10296673B1 · Ghosh et al. · 2019 [cited by applicant]
US 10437946B1 · Kasat et al. · 2019 [cited by applicant]
US 10437949B1 · Mihalache et al. · 2019 [cited by applicant]
US 10671785B1 · Mihalache et al. · 2020 [cited by applicant]
US 10816600B1 · Liddell et al. · 2020 [cited by applicant]
US 11443088B1 · Verma et al. · 2022 [cited by applicant]
US 11475199B1 · Bandyopadhyay et al. · 2022 [cited by applicant]