IP Library Granted Patent US 7,751,221
Granted Patent B2
US 7,751,221 · App. 12/004,737 · Granted Jul 6, 2010

Media player with non-volatile memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,751,221
App. No.
12/004,737
Granted
Jul 6, 2010
Kind
B2
Abstract

A media player is provided that includes a processor configured to execute a media player program, a non-volatile memory electrically coupled with the processor, the non-volatile memory being vertically configured, an input/output module electrically coupled with the processor and the non-volatile memory and configured to communicate with an input/output device, and an analog/digital module electrically coupled with the processor and the non-volatile memory, the analog/digital module configured to output a media signal. The input/output module may be in electrical communication with the input/output device (e.g., electrically coupled) and/or signal communication with the input/output device (e.g., wireless and/or optical communication).

Claims (35)

1. A media player, comprising;

a processor configured to operate a media player program;

a non-volatile memory electrically coupled with the processor;

an input/output module electrically coupled with the processor and the non-volatile memory, the input/output module configured to communicate with an input/output device;

an analog/digital module electrically coupled with the processor and the non-volatile memory, the analog/digital module configured to output a media signal; and

a logic plane positioned on a substrate, the substrate including the input/output module and the analog/digital module, and the non-volatile memory is vertically stacked on top of the logic plane.

2. The media player of claim 1 , wherein the non-volatile memory comprises a two-terminal memory element.

3. The media player of claim 1 , wherein the non-volatile memory comprises a resistive memory element.

4. The media player of claim 1 , wherein the non-volatile memory comprises a

first portion for random access memory emulation, the first portion being used for storing the media player program.

5. The media player of claim 1 , wherein the non-volatile memory comprises a second portion for storing a media file.

6. The media player of claim 5 , wherein the second portion emulates a flash memory.

7. The media player of claim 5 , wherein the second portion emulates a hard disk drive.

8. The media player of claim 1 , wherein the non-volatile memory comprises a third portion for read only memory (ROM) emulation, the third portion being used for storing a boot program.

9. A media player integrated circuit, comprising:

a processor;

a non-volatile memory electrically coupled with the processor;

an input/output module electrically coupled with the processor and the non-volatile memory, the input/output module configured to communicate with an input/output device;

an analog/digital module electrically coupled with the processor and the non-volatile memory, the analog/digital module configured to output a media signal; and

a logic plane positioned on a substrate, the substrate including the processor, the input/output module, and the analog/digital module, and the non-volatile memory is vertically stacked on top of the logic plane.

10. The media player integrated circuit of claim 9 , where in the non-volatile memory comprises a two-terminal memory element.

11. The media player integrated circuit of claim 9 , wherein the non-volatile memory comprises a resistive memory element.

12. A media player integrated circuit, comprising:

a vertically-configured, non-volatile memory having one or more layers, wherein a first layer of the one or more layers comprises a logic plane including a processor;

an input/output module electrically coupled with the processor, wherein the input/output module is implemented on a second layer of the vertically-configured, non-volatile memory, the input/output module configured to communicate with an input/output device; and

an analog/digital module electrically coupled with the processor, the analog/digital module configured to output a media signal.

13. The media player integrated circuit of claim 12 , wherein the analog/digital module is formed on the first layer of the vertically-configured, non-volatile memory.

14. The media player integrated circuit of claim 12 , wherein the vertically-configured, non-volatile memory is configured to manage one or more media files without using a file system.

15. The media player integrated circuit of claim 12 , wherein the vertically-configured, non-volatile memory is configured to perform consecutive write operations without using an erase operation between the consecutive write operations.

16. A media player integrated circuit, comprising;

a vertically-configured, non-volatile memory having one or more layers, wherein a first layer of the one or more layers comprises a logic plane including a processor interface;

an input/output module electrically coupled with the processor interface, the input/output module configured to communicate with an input/output device; and

an analog/digital module electrically coupled with the processor interface, the analog/digital module configured to output a media signal.

17. The media player integrated circuit of claim 16 , wherein the vertically-configured, non-volatile memory includes the input/output module.

18. The media player integrated circuit of claim 16 , wherein the analog/digital module is formed on the first layer of the vertically-configured, non-volatile memory.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2019
From: III HOLDINGS 3, LLC
To: SEAGATE TECHNOLOGY LLC
Reel/Frame 048167/0540 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: III HOLDINGS 1, LLC
To: III HOLDINGS 3, LLC
Reel/Frame 046274/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2014
From: UNITY SEMICONDUCTOR CORPORATION
To: III HOLDINGS 1, LLC
Reel/Frame 032606/0079 →
CORRECTION TO THE RECORDATION COVER SHEET OF THE INTELLECTUAL PROPERTY SECURITY AGREEMENT RECORDED AT 23129/669 ON 4/13/2009 Recorded Dec 12, 2013
From: UNITY SEMICONDUCTOR CORPORATION
To: SILICON VALLEY BANK; GOLD HILL VENTURE LENDING 03, LP
Reel/Frame 031805/0573 →
RELEASE OF SECURITY INTEREST Recorded Dec 12, 2013
From: SILICON VALLEY BANK; GOLD HILL VENTURE LENDING 03, LP
To: UNITY SEMICONDUCTOR CORPORATION
Reel/Frame 031774/0280 →
RELEASE Recorded Apr 9, 2012
From: SILICON VALLEY BANK; GOLD HILL CAPITAL
To: UNITY SEMICONDUCTOR, INC.
Reel/Frame 028132/0675 →
SECURITY AGREEMENT Recorded Apr 13, 2009
From: UNITY SEMICONDUCTOR CORPORATION
To: GOLD HILL CAPITAL
Reel/Frame 023129/0669 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 6, 2008
From: NORMAN, ROBERT
To: UNITY SEMICONDUCTOR CORPORATION
Reel/Frame 020473/0472 →