IP Library Granted Patent US 7,247,948
Granted Patent B2
US 7,247,948 · App. 10/836,143 · Granted Jul 24, 2007

Semiconductor device and method for fabricating the semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,247,948
App. No.
10/836,143
Granted
Jul 24, 2007
Kind
B2
Abstract

A semiconductor device has a semiconductor substrate, at least a first and second rewiring device on a first surface of the semiconductor substrate for the provision of an electrical contact-connection of the semiconductor substrate, and a tapering, continuous opening from a first surface to a second, opposite surface of the semiconductor substrate. At least a third and fourth rewiring device is disposed on the second surface of the semiconductor substrate and a patterned metallization on the side areas of the opening for the separate contact-connection of the first and at least the second rewiring device.

Claims (24)

1. A semiconductor device, comprising:

a first semiconductor substrate having a first surface and a second surface being opposite said first surface, said first semiconductor substrate having a tapering, continuous opening formed therein extending from said first surface to said second surface, said opening defining sidewalls;

at least first and second rewiring devices disposed on said first surface of said first semiconductor substrate for providing an electrical contact-connection of said first semiconductor substrate;

at least third and fourth rewiring devices disposed on said second surface of said first semiconductor substrate;

a first patterned metallization disposed on said sidewalls of said opening for providing separate contact-connection of said first and second rewiring devices; and

a passivation disposed between said first patterned metallization with said third and fourth rewiring devices and said semiconductor substrate in said opening.

2. The semiconductor device according to claim 1 , wherein said first patterned metallization with said third and fourth rewiring devices define patterned interconnects.

3. A semiconductor device, comprising:

a first semiconductor substrate having a first surface and a second surface being opposite said first surface, said first semiconductor substrate having a tapering, continuous opening formed therein extending from said first surface to said second surface, said opening defining sidewalls;

at least first and second rewiring devices disposed on said first surface of said first semiconductor substrate for providing an electrical contact-connection of said first semiconductor substrate;

at least third and fourth rewiring devices disposed on said second surface of said first semiconductor substrate;

a first patterned metallization disposed on said sidewalls of said opening for providing separate contact-connection of said first and second rewiring devices;

at least a second patterned metallization disposed above said first patterned metallization in said opening for a separate contact-connection of said third and fourth rewiring devices; and

an insulator disposed between said first patterned metallization and said second patterned metallization.

4. A semiconductor device, comprising:

a first semiconductor substrate having a first surface and a second surface being opposite said first surface, said first semiconductor substrate having a tapering, continuous opening formed therein extending from said first surface to said second surface, said opening defining sidewalls;

at least first and second rewiring devices disposed on said first surface of said first semiconductor substrate for providing an electrical contact-connection of said first semiconductor substrate;

at least third and fourth rewiring devices disposed on said second surface of said first semiconductor substrate;

a first patterned metallization disposed on said sidewalls of said opening for providing separate contact-connection of said first and second rewiring devices;

a second semiconductor substrate coupled to said first semiconductor substrate;

at least one further rewiring device disposed on said second semiconductor substrate, said first patterned metallization connecting said further rewiring device to said third and fourth rewiring devices on said second surface of said first semiconductor substrate; and

a mechanical connecting device connecting said first semiconductor substrate to said second semiconductor substrate.

5. The semiconductor device according to claim 4 , wherein said second semiconductor device has a further continuous tapering, opening formed therein and defining further side walls on which said first patterned metallization is disposed.

6. The semiconductor device according to claim 5 , wherein said further opening is one of v-shaped and conical shaped.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 036873/0758 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023821/0535 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2007
From: HEDLER, HARRY; IRSIGLER, ROLAND; MEYER, THORTSTEN
To: INFINEON TECHNOLOGIES AG
Reel/Frame 019308/0499 →