Multichip module package and fabrication method

1. A method for fabricating a multichip module package, comprising:

providing a first heat sink positioned for releasing heat from the package;

providing a second heat sink positioned proximate the first heat sink;

thermally coupling and electrically isolating the heat sinks to and from one another;

attaching a first semiconductor device to the first heat sink in thermal and electrical communication therewith and electrically insulated from the second heat sink;

attaching a second semiconductor device to the second heat sink in thermal and electrical communication therewith and electrically insulated from the first heat sink; and

wherein providing the first heat sink and providing the second heat sink provide heat sinks that are planar in two substantially parallel planes.

2. The method of claim 1 further comprising:

attaching a substrate to the second heat sink on the side thereof opposite the first heat sink;

providing electrical circuitry on the substrate on the side thereof opposite the second heat sink; and

electrically connecting the semiconductor devices to the electrical circuitry.

3. The method of claim 1 further comprising connecting the semiconductor devices to their respective heat sinks by an electrically conductive epoxy.

4. The method of claim 1 further comprising configuring the package for applying different electrical potentials respectively to the first heat sink and to the second heat sink.

5. A method for fabricating a multichip module package, comprising:

providing a first heat sink positioned for releasing heat from the package;

providing a second heat sink positioned beneath the first heat sink;

thermally coupling and electrically isolating the heat sinks to and from one another;

attaching a substrate to the second heat sink on the side thereof opposite the first heat sink;

attaching a first semiconductor device to the first heat sink through and in thermal and electrical communication therewith and electrically insulated from the second heat sink;

attaching a second semiconductor device to the second heat sink in thermal and electrical communication therewith and electrically insulated from the first heat sink;

environmentally encapsulating the first and second semiconductor devices; and

wherein providing the first heat sink and providing the second heat sink provide heat sinks that are planar in two substantially parallel planes.

6. The method of claim 5 further comprising providing electrical circuitry on the substrate opposite the second heat sink and electrically connecting the semiconductor devices thereto.

7. The method of claim 5 further comprising connecting the semiconductor devices to their respective heat sinks by an electrically conductive epoxy.

8. The method of claim 5 further comprising configuring the package for applying different electrical potentials respectively to the first heat sink and to the second heat sink.

9. A method for fabricating a multichip module package, comprising:

providing a first heat sink positioned for releasing heat from the package;

providing a second heat sink positioned proximate the first heat sink;

thermally coupling and electrically isolating the heat sinks to and from one another;

attaching a first semiconductor device to the first heat sink in thermal and electrical communication therewith and electrically insulated from the second heat sink;

attaching a second semiconductor device to the second heat sink in thermal and electrical communication therewith and electrically insulated from the first heat sink; and

configuring the package for applying different electrical potentials respectively to the first heat sink and to the second heat sink.

10. The method of claim 9 further comprising:

attaching a substrate to the second heat sink on the side thereof opposite the first heat sink;

providing electrical circuitry on the substrate on the side thereof opposite the second heat sink; and

electrically connecting the semiconductor devices to the electrical circuitry.

11. The method of claim 9 further comprising connecting the semiconductor devices to their respective heat sinks by an electrically conductive epoxy.

12. The method of claim 9 wherein providing a first heat sink and providing a second heat sink further comprise providing heat sinks that are planar in two substantially parallel planes.

13. A method for fabricating a multichip module package, comprising:

providing a first heat sink positioned for releasing heat from the package;

providing a second heat sink positioned beneath the first heat sink;

thermally coupling and electrically isolating the heat sinks to and from one another;

attaching a substrate to the second heat sink on the side thereof opposite the first heat sink;

attaching a first semiconductor device to the first heat sink through and in thermal and electrical communication therewith and electrically insulated from the second heat sink;

attaching a second semiconductor device to the second heat sink in thermal and electrical communication therewith and electrically insulated from the first heat sink;

configuring the package for applying different electrical potentials respectively to the first heat sink and to the second heat sink; and

environmentally encapsulating the first and second semiconductor devices.

14. The method of claim 13 further comprising providing electrical circuitry on the substrate opposite the second heat sink and electrically connecting the semiconductor devices thereto.

15. The method of claim 13 further comprising connecting the semiconductor devices to their respective heat sinks by an electrically conductive epoxy.

16. The method of claim 13 wherein providing a first heat sink and providing a second heat sink further comprise providing heat sinks that are planar in two substantially parallel planes.