IP Library Granted Patent US 7,947,534
Granted Patent B2
US 7,947,534 · App. 11/307,383 · Granted May 24, 2011

Integrated circuit packaging system including a non-leaded package

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,947,534
App. No.
11/307,383
Granted
May 24, 2011
Kind
B2
Abstract

An integrated circuit package system is provided including: forming a plurality of leads with a predetermined thickness and a predetermined interval gap between each of the plurality of leads; configuring each one of the plurality of leads to include first terminal ends disposed adjacent an integrated circuit and second terminal ends disposed along a periphery of a package; and forming the second terminal ends of alternating leads disposed along the periphery of the package to form an etched lead-to-lead gap in excess of the predetermined interval gap.

Claims (18)

1. A method of manufacture of an integrated circuit package comprising:

forming a plurality of leads with a predetermined thickness and a predetermined interval gap between each of the plurality of leads as a dual row quad flat non-leaded package or a single row quad flat non-leaded package; configuring each one of the plurality of leads to include first terminal ends disposed adjacent an integrated circuit and second terminal ends disposed along a periphery of a package; and forming the second terminal ends of alternating leads disposed along the periphery of the package to form a half-etched lead-to-lead gap in excess of the predetermined interval gap, wherein the half-etched lead-to-lead gap is formed after forming the plurality of leads with the predetermined thickness and the predetermined interval gap.

2. The method as claimed in claim 1 wherein:

forming the second terminal ends for preventing interval gap lead-to-lead shorting.

3. The method as claimed in claim 1 wherein:

forming the second terminal ends includes partial half-etching the second terminal ends of the alternating leads to form a projection with or without an angled base.

4. The method as claimed in claim 1 wherein:

forming the second terminal ends includes partial half-etching all of the second terminal ends to form a projection with or without an angled base.

5. A method of manufacture of an integrated circuit package comprising:

forming an electrically conductive layer; masking the electrically conductive layer to form a plurality of leads with a predetermined thickness and a predetermined interval gap between each of the plurality of leads; forming each one of the plurality of leads to include first terminal ends disposed adjacent an integrated circuit and second terminal ends disposed along the periphery of a package; defining an amount to be removed from the second terminal ends of alternating leads for preventing interval gap lead shortage; masking the second terminal ends of the alternating leads; and etching the second terminal ends of the alternating leads to form a half-etched lead-to-lead gap between adjacent leads at the second terminal ends in excess of the predetermined interval gap, wherein the half-etched lead-to-lead gap is formed after forming the plurality of leads with the predetermined thickness and the predetermined interval gap.

6. The method as claimed in claim 5 wherein:

masking the electrically conductive layer or masking the second terminal ends of the alternating leads can be done with either a negative photoresist or positive photoresist.

7. The method as claimed in claim 5 wherein:

etching the second terminal ends of the alternating leads employs either an isotropic or anisotropic etchant.

8. The method as claimed in claim 5 wherein:

etching includes half-etching the second terminal ends of the alternating leads.

9. The method as claimed in claim 5 wherein:

etching includes half-etching all of the second terminal ends.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME. Recorded Sep 22, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065015/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 14, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064962/0123 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292) Recorded Aug 30, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE.LTE.
Reel/Frame 064783/0896 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0292 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2006
From: PUNZALAN, JEFFREY D.; BATHAN, HENRY D.; SHIM, IL KWON; LAU, KENG KIAT
To: STATS CHIPPAC LTD.
Reel/Frame 017121/0282 →
Continuity (1)
Related Publication 20070182024A1 · Aug 9, 2007