IP Library Granted Patent US 7,298,038
Granted Patent B2
US 7,298,038 · App. 11/307,861 · Granted Nov 20, 2007

Integrated circuit package system including die stacking

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,298,038
App. No.
11/307,861
Granted
Nov 20, 2007
Kind
B2
Abstract

An integrated circuit package system including a leadframe having an aperture provided therein and an integrated circuit package mounted to the leadframe over or under the aperture. A die is mounted within the aperture to the integrated circuit package and the die includes a plurality of the die.

Claims (25)

1. An integrated circuit package system comprising:

providing a dual row leadframe with an aperture for stacking a die over a known good package;

mounting the known good package below the aperture to the dual row leadframe;

dispensing an adhesive composition within the aperture onto the known good package; and

stacking the die onto the adhesive composition up through the aperture.

2. The system as claimed in claim 1 further comprising:

interconnecting the die to the dual row leadframe by wire bonding.

3. The system as claimed in claim 1 wherein:

mounting the known good package includes mounting a plurality of the known good package.

4. The system as claimed in claim 1 wherein:

stacking the die includes stacking a plurality of the die.

5. The system as claimed in claim 1 wherein:

mounting the known good package includes mounting wire bond packages, flip-chip packages, stacked die packages, quad-flat non-leaded packages, dual-side memory packages, internal stacking module packages or combinations thereof.

6. An integrated circuit package system comprising:

a leadframe having an aperture provided therein;

an integrated circuit package mounted to the leadframe over or under the aperture; and

a die mounted within the aperture to the integrated circuit package, wherein the die includes a plurality of the die.

7. The system as claimed in claim 6 wherein:

the integrated circuit package is a known good package.

8. The system as claimed in claim 6 further comprising:

the die interconnected to the leadframe by wire bonding.

9. The system as claimed in claim 6 wherein:

the integrated circuit package includes a plurality of known good packages.

10. The system as claimed in claim 6 further comprising:

the integrated circuit package system encapsulated by a molding compound.

Assignments (5)
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2006
From: FILOTEO, JR., DARIO S.; HO, TSZ YIN
To: STATS CHIPPAC LTD.
Reel/Frame 017217/0822 →
Continuity (1)
Related Publication 20070200205A1 · Aug 30, 2007