IP Library Granted Patent US 7,577,928
Granted Patent B2
US 7,577,928 · App. 11/376,781 · Granted Aug 18, 2009

Verification of an extracted timing model file

Assignee: LSI Logic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,577,928
App. No.
11/376,781
Granted
Aug 18, 2009
Kind
B2
Abstract

A system, apparatus and method for generating and validating extracted timing model files, such as macro library files, are disclosed. A user interface or data template is provided to an engineer that allows for the population of data within particular fields related to timing characteristics of an IP block, cell or core. An extracted timing model file is generated and a validation procedure is performed. This validation procedure may include comparing the information with the file to a test bench have a plurality of test points. In particular, data provided by the engineer is checked against multiple criteria to ensure that this data is valid and/or falls within an appropriate value range constraints. After the validation procedure has completed, the engineer is provided a summary of the validation results.

Claims (38)

1. A method for generating and validating an extracted timing model file of a cell, the method comprising steps of:

providing an interface for user input of information about at least one timing characteristic related to the cell;

generating an extracted timing model file using the information about the at least one timing characteristic;

receiving the extracted timing model file having the at least one timing characteristic;

providing a test bench having at least one test point from which at least one validation criteria is generated;

comparing the at least one timing characteristic to the at least one validation criteria; and

validating the extracted timing model file based on the comparison of the at least one timing characteristic and the at least one validation criteria;

wherein each of the steps is performed by at least one computing device.

2. The method of claim 1 further comprising the step of providing a summary of the comparison of the at least one timing characteristics and the at least one validation criteria.

3. The method of claim 2 wherein the summary contains a list of criteria that failed the validating process.

4. The method of claim 2 wherein the summary contains a list of criteria that passed the validating process but generate a warning due to potential errors in the list of criteria.

5. The method of claim 1 further comprising the step of receiving additional data, related to the cell, which is used to generate the at least one validation criteria.

6. The method of claim 5 wherein the additional data includes a netlist related to the cell.

7. The method of claim 1 wherein the at least one test point includes timing arcs associated with the cell.

8. The method of claim 1 wherein the at least one test point includes a minimum clock period.

9. The method of claim 1 wherein the at least one test point includes a mode of operation.

10. The method of claim 9 wherein the mode of operation is a test mode of the extracted timing model file.

11. The method of claim 1 wherein the extracted timing model is a .lib file.

12. An apparatus for generating and validating an extracted timing model file for a cell, the apparatus comprising:

a data template creation module, receiving input from a user, that provides an interface in which information about one or more cell timing characteristics is provided; and

an extracted timing model generation module, coupled to receive the information about the cell timing characteristics, that generates an extracted timing model file using the information about the cell timing characteristics;

an extracted timing model verification module, coupled to receive the extracted timing model file, that compares at least one of the one or more cell timing characteristics to at least one validation criteria and that validates the extracted timing model file based on the comparison of the at least on of the one or more cell timing characteristics and the at least on validation criteria;

wherein the extracted timing model verification module comprises a test bench having at least one test point from which the at least one validation criteria is generated.

13. The apparatus of claim 12 wherein the extracted timing model file is a .lib file.

14. The apparatus of claim 12 wherein the a test bench has a plurality of test points that define characteristics of extracted timing model files.

15. The apparatus of claim 14 wherein the test bench receives additional information, related to the cell, and generates validation criteria using the additional information and the test points.

16. The apparatus of claim 15 wherein the additional information comprises a netlist associated with the cell.

17. The apparatus of claim 15 wherein a netlist of the core being modeled may be provided in the file location field.

18. A computer program product embodied on a computer storage medium for generating and validating an extracted timing model file of a cell, the computer program product comprising computer executing:

providing an interface for user input of information about at least one timing characteristic related to the cell;

generating an extracted timing model file using the information about the at least one timing characteristic;

receiving the extracted timing model file having the at least one timing characteristic;

providing a test bench having at least one test point from which at least one validation criteria is generated;

comparing the at least one timing characteristic to the at least one validation criteria; and

validating the extracted timing model file based on the comparison of the at least one timing characteristic and the at least one validation criteria.

19. The computer program product of claim 18 further comprising computer instructions for providing a summary of the comparison of the at least one timing characteristics and the at least one validation criteria.

20. The computer program product of claim 18 further comprising computer instructions for receiving additional data, related to the cell, which is used to generate the at least one validation criteria.

21. The computer program product of claim 20 wherein the additional data includes a netlist related to the cell.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Apr 15, 2022
From: CORTLAND CAPITAL MARKET SERVICES LLC
To: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
Reel/Frame 059720/0223 →
SECURITY INTEREST Recorded Feb 1, 2018
From: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
To: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT
Reel/Frame 045216/0020 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2017
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.; BROADCOM CORPORATION
To: BELL SEMICONDUCTOR, LLC
Reel/Frame 044887/0109 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
CHANGE OF NAME Recorded Jun 6, 2014
From: LSI LOGIC CORPORATION
To: LSI CORPORATION
Reel/Frame 033102/0270 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2006
From: LINDBERG, PETER; KIRCHNER, RICHARD K.; BHUTANI, SANDEEP
To: LSI LOGIC CORPORATION
Reel/Frame 017698/0564 →
Continuity (1)
Related Publication 20070220462A1 · Sep 20, 2007