Integrated circuit package to package stacking system

1. A method of manufacture of an integrated circuit package to package stacking system comprising: providing a first integrated circuit package and a second integrated circuit package, each having a configured leadframe with a J-lead and a die pad with a exposed lower surface at a bottom side of a package material; the configured leadframe extending out from the bottom side of the packaging material to a top side of the packaging material opposite from the bottom side, wherein an upper mounting surface of the configured leadframe is being exposed; and the configured leadframe interlocking in a lead recess in the top side of packaging material, wherein the lead recess is positioned away from an edge of the packaging material; forming an integrated circuit package pair by joining the exposed lower surface of the die pad of the first integrated circuit package to the exposed lower surface of the die pad of the second integrated circuit package, wherein the second integrated circuit package is in an inverted position and the first integrated circuit package is in an upright position; and forming a four-package stack by mounting the integrated circuit package pair on a third integrated circuit package and a fourth integrated circuit package, wherein the fourth integrated circuit package is electrically connected to the integrated circuit package pair and the third integrated circuit package.

2. The method as claimed in claim 1 further comprises: providing an integrated circuit; electrically connecting the integrated circuit to the configured leadframe; and encapsulating the integrated circuit and the configured leadframe, with the configured leadframe being partially exposed.

3. The method as claimed in claim 1 wherein:

exposing the upper mounting surface includes bending the configured leadframe having the J-lead beyond the packaging material; and

further comprising:

providing a lower mounting surface on the configured leadframe.

4. A method of manufacture of an integrated circuit package to package stacking system comprising: providing a first integrated circuit package and a second integrated circuit package, each having a configured leadframe with a J-lead and a die pad with an exposed lower surface at a bottom side of a packaging material; the configured leadframe extending out from the bottom side of the packaging material to a top side of the packaging material opposite from the bottom side, wherein an upper mounting surface of the configured leadframe is being exposed; and the configured leadframe interlocking in a lead recess in the to side of packaging material, wherein the lead recess is positioned away from an edge of the packaging material; forming an integrated circuit package pair by joining the exposed lower surface of the die pad of the first integrated circuit package to the exposed lower surface of the die pad of the second integrated circuit package, wherein the second integrated circuit package is in an inverted position and the first integrated circuit package is in an upright position; forming a four-package stack by mounting the integrated circuit package pair over and spaced away from a third integrated circuit package and on a fourth integrated circuit, wherein the fourth integrated circuit package is electrically connected to the integrated circuit package pair and the third integrated circuit package.

5. The method as claimed in claim 4 further comprises: mounting an integrated circuit on the die pad within the configured leadframe; electrically connecting the integrated circuit to the configured leadframe using electrical interconnects; and encapsulating the integrated circuit and the configured leadframe, with the configured leadframe being partially exposed.

6. The method as claimed in claim 4 further comprising using an interconnect material to electrically connect mounting surfaces between integrated circuit packages.

7. The method as claimed in claim 4 wherein the fourth integrated circuit package is mounted in an upright position.

8. An integrated circuit package to package stacking system comprising:

a first integrated circuit package and a second integrated package, each having a configured leadframe with a J-lead and; a die pad having a lower exposed surface at a bottom side of a packaging material; the configured leadframe extending out from the bottom side of the packaging material to a top side of the packaging material opposite from the bottom side, wherein an upper mounting surface of the configured leadframe is being exposed; and the configured leadframe interlocking in a lead recess in the top side of the packaging material, wherein the lead recess is positioned away from an edge of the packaging material; an integrated circuit package pair formed by joining the exposed lower surface of the die pad of the first integrated circuit package to the exposed lower surface of the die pad of the second integrated circuit package; a third integrated circuit package mounted on the integrated circuit package pair; and a fourth integrated circuit package electrically connected to and mounted on the integrated circuit package pair and the third integrated circuit package for forming a four-package stack.

9. The system as claimed in claim 8 wherein the integrated circuit package comprises:

an integrated circuit;

the integrated circuit electrically connected to the configured leadframe; and

the integrated circuit and the configured leadframe encapsulated, with the configured leadframe partially exposed.

10. The system as claimed in claim 8 wherein: the upper mounting surface includes the configured leadframe having the J-lead bent beyond the packaging material; and the configured leadframe further comprises a lower mounting surface.

11. The system as claimed in claim 8 wherein the third integrated circuit package is spaced away from the integrated circuit package pair.

12. The system as claimed in claim 11 wherein the integrated circuit package comprises: an integrated circuit mounted on the die pad within the configured leadframe; the integrated circuit electrically connected to the configured leadframe by electrical interconnects; and the integrated circuit and the configured leadframe are encapsulated, with the configured leadframe partially exposed.

13. The system as claimed in claim 11 further comprising: a lower mounting surface on the configured leadframe; and an interconnect material electrically connecting mounting surfaces between integrated circuit packages.

14. The system as claimed in claim 11 wherein the fourth integrated circuit package is mounted in an upright position.