IP Library Granted Patent US 7,556,987
Granted Patent B2
US 7,556,987 · App. 11/428,272 · Granted Jul 7, 2009

Method of fabricating an integrated circuit with etched ring and die paddle

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,556,987
App. No.
11/428,272
Granted
Jul 7, 2009
Kind
B2
Abstract

An integrated circuit package system is provided including forming a D-ring comprising half etching a paddle, etching a ring, and etching a tie bar. The tie bar is between the paddle and the ring. The system further includes mounting an integrated circuit die on a central portion of the D-ring, connecting the integrated circuit die and the D-ring, and encapsulating the integrated circuit die and a portion of the D-ring.

Claims (14)

1. An integrated circuit package system comprising:

forming a D-ring comprises:

half etching a paddle,

etching a ring, and

etching a tie bar, the tie bar is between the paddle and the ring;

placing the D-ring on a clamper;

half etching an external interconnect;

mounting an integrated circuit die on the paddle and the tie bar with a die-ring gap between the integrated circuit die and the ring;

connecting the integrated circuit die and the ring;

connecting the integrated circuit die and the external interconnect; and

encapsulating the integrated circuit die, the ring, a portion of the external interconnect, and a portion of the paddle.

2. The system as claimed in claim 1 further comprising forming a slot between the ring and the paddle to eliminate resin bleed on the ring from an adhesive.

3. The system as claimed in claim 1 wherein mounting the integrated circuit die on the paddle and the tie bar includes attaching the integrated circuit die with an adhesive.

4. The system as claimed in claim 1 wherein half etching the external interconnect includes half etching the external interconnect, having an inner portion, the inner portion etched.

Assignments (5)
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2006
From: DIMAANO, JR., ANTONIO B.; SHIM, IL KWON; MAGNO, SHEILA RIMA C.
To: STATS CHIPPAC LTD.
Reel/Frame 017864/0078 →